完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,
在我的设计中,我有一个dcm实例,在ucf文件中我有类似的东西: INST“U_1 / inst_DCM60M”LOC =“DCM_X2Y1”; 我想向这个时钟引入一个相移,但我想避免触及源文件(.vhd)和可能的合成文件(.edf),我试图在(.ucf)文件中执行此操作, 添加以下内容: 例如,要添加16的相位偏移,在[-255:255]的范围内,我执行了以下操作: INST“U_1 / inst_DCM60M”PHASE_SHIFT = 120; INST“U_1 / inst_DCM60M”CLKOUT_PHASE_SHIFT = FIXED; 在地方和路线上,我没有错误,一切看起来都很好; 然而,当我把位文件带到实验室并运行时,我没有看到任何不同(与零相位偏移相比)。 我甚至尝试了一堆不同的相位偏移值(所有范围在-255和255之间),并且似乎没有对我捕获的结果(我期待的!!!)引入任何变化。 我有一种感觉,我错过了一些东西,除了我在这里所包含的内容之外还需要做其他事情。 有谁知道我可能会缺少什么? 或者这是仅在场地和路线阶段无法完成的事情? 而且,它需要在源文件中还是在合成阶段完成? 如果是这样,请告诉我在综合过程中如何做到这一点? 但最好是,我想在地点和路线上这样做。 非常感谢,提前, --Rudy 以上来自于谷歌翻译 以下为原文 Hi, In my design, I have a dcm instance, and in the ucf file I have something like: INST "U_1/inst_DCM60M" LOC = "DCM_X2Y1"; I wanted to introduce a phase shift to this clock, but I want avoid touching the source file (.vhd) & and possibly the synthesis file (.edf), and I tried to do this in the (.ucf) file, by adding the following: for example, to add a phase offset of 16, in the range of [-255:255], I did the following: INST "U_1/inst_DCM60M" PHASE_SHIFT = 120; INST "U_1/inst_DCM60M" CLKOUT_PHASE_SHIFT = FIXED; During place and route, I got no error, and everything looked like worked just fine; however, when I took the bit file to the lab, and ran this, I didn't see anything different (compared to zero phase offset). I even tried bunch of different phase offset values (all ranging between -255 and 255), and non seemed to be introducing any variation to my captured results (of which I was expecting!!!). I have a feeling, that I am missing something, and that something else needs to be done in addition to what I've included here. Does anyone have any idea what I might be missing? Or is this something that cannot be done only during the place and route phase? And, that it either needs to be done in the source file or in the synthesis phase? If so, would anyone please tell me how can I do this during synthesis? But preferably, I would like to do this during place and route. thanks a lot in advance, --Rudy |
|
相关推荐
3个回答
|
|
如果您认为.ucf文件没有发生任何变化,我建议
在地方看后的设计& 在FPGA编辑器中路由。 找到并打开 DCM并按“F =”键查看设置以查看您的.ucf相移 设置应用于设计。 如果没有,您可能需要更改它 而是源代码。 如果您不想,也可以在FPGA编辑器中更改这些设置 重新运行综合并放置和路线。 但是当你对最终设置感到满意时 最好更新源代码,以便下次更新。 HTH, 的Gabor - Gabor 以上来自于谷歌翻译 以下为原文 If you don't think anything is happening from the .ucf file changes, I would suggest looking at the design after place & route in the FPGA editor. Find and open the DCM and press the "F=" key to look at the settings to see if your .ucf phase shift settings were applied to the design. If not, you may need to change it in the source code instead. It is also possible to change these settings in the FPGA editor if you don't want to re-run synthesis and place&route. But when you're happy with the final settings it's best to update the source code so it stays for the next update. HTH, Gabor -- Gabor |
|
|
|
要添加16的phse shift,为什么不使用“PHASE_SHIFT = 16;”
? 也许这只是一个错字.... 您没有指定设备系列。 Spartan-3E(可能还有其他Spartan 3E / 3A衍生物)的行为与Spartan-3和Virtex系列略有不同。 它不是以度为单位指定相移,而是最终作为抽头中的相移,至少在某些CLKOUT_PHASE_SHIFT模式下。 请仔细阅读设备特定数据表中使用DCM的详细信息。 鉴于您使用其他Xilinx设备改变实施方式的经验,可能会出现一些不同之处。 以上来自于谷歌翻译 以下为原文 To add a phse shift of 16, why not use "PHASE_SHIFT = 16;" ? Perhaps this is just a typo.... You didn't specify your device family. The Spartan-3E (and perhaps other Spartan 3E/3A derivatives) behave a little differently than the Spartan-3 and Virtex families. Rather than specifying a phase shift in degrees, it ended up as a phase shift in taps, at least in some CLKOUT_PHASE_SHIFT modes. Read closely on the details of using the DCM in your device specific data sheet. There may be some differences from what you'd expect given your experience with other Xilinx devices that change how things are implemented. |
|
|
|
谢谢你们,
我注意到,对于我正在进行的具体设计,DCM相移的微小变化并没有太大影响。 但是当我开始用更大的偏移值(例如170或更大)改变相位偏移时,我开始看到相位偏移的影响。 谢谢, 鲁迪 以上来自于谷歌翻译 以下为原文 Thank you all, I noticed that for the specific design that I was working on a small changes on the DCM phase shift didn't affect much. But when I started to change the phase offset with greater offset values (e.g. 170 or more) then I started to see the effect of phase offset. thanks, Rudy |
|
|
|
只有小组成员才能发言,加入小组>>
2380 浏览 7 评论
2797 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2262 浏览 9 评论
3335 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2428 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
755浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
543浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
365浏览 1评论
1961浏览 0评论
681浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-22 14:29 , Processed in 1.290919 second(s), Total 81, Slave 64 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号