完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
嗨,
Vivado(1016.04)实现有时会在阶段4.1.1中陷入route_design(-directive default),即使没有任何问题的迹象。 在此消息之后它永远不会继续: 阶段4.1.1更新TimingPhase 4.1.1更新时间| 校验和:2ed6bd8c0 时间:cpu = 00:27:51; 逝去了= 00:17:09。 记忆(MB):峰值= 4908.734; 增益= 390.227INFO:[路线35-416]中间时间汇总| WNS = 0.077 | TNS = 0.000 | WHS = -0.163 | THS = -17.992 | 有谁知道是什么导致这种情况,有没有解决方案/解决方法? BR。 雅各 以上来自于谷歌翻译 以下为原文 Hi, Vivado (1016.04) implementation sometimes gets stuck in route_design (-directive default) during phase 4.1.1 even though there is no indications on any problems. It never continues after this message: Phase 4.1.1 Update Timing Phase 4.1.1 Update Timing | Checksum: 2ed6bd8c0 Time (s): cpu = 00:27:51 ; elapsed = 00:17:09 . Memory (MB): peak = 4908.734 ; gain = 390.227 INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.077 | TNS=0.000 | WHS=-0.163 | THS=-17.992| Does anyone know what causes this and is there any solution/workaround? Br. Jacob |
|
相关推荐
6个回答
|
|
嗨Syed,
我找不到合适的解决方案,所以我回滚了最新的更新并重新实现,这实际上解决了问题。我不确定是什么原因引起了问题,但问题在重新实施后消失了。 BR。 雅各 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi Syed, I couldn't find a proper solution so I rolled back my latest updates and re-implemented which actually solved the problem. I am unsure what caused the problem but the problem went away after re-implementation. Br. Jacob View solution in original post |
|
|
|
THS值为-17.992表示您有很多保持违规,可能有数百个,并且路由器可能会试图解决它们。
我建议你检查你的时钟结构,特别是验证你在正确的位置有时钟缓冲。 在综合日志中查找有关此问题的警告,这可能有助于查明问题。 不要忘记通过接受帖子作为解决方案来尽可能地关闭线程。 以上来自于谷歌翻译 以下为原文 The THS value of -17.992 indicates you have a lot of hold violations, perhaps many hundreds of them, and the router may be stuck trying to resolve them. I suggest that you review your clocking structure, especially verifying that you have clock buffers in the right places. Look in the synthesis log for warnings about this, that may help pinpoint the problem. Don't forget to close a thread when possible by accepting a post as a solution. |
|
|
|
jkk@ms3e.dk,
你修复了持有违规吗? 在路由期间,您是否仍然看到该工具挂起? --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 jkk@ms3e.dk, did you fix hold violation? Are you still seeing the tool hang during routing? --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
嗨Syed,
我找不到合适的解决方案,所以我回滚了最新的更新并重新实现,这实际上解决了问题。我不确定导致问题的原因,但问题在重新实施后消失了。 BR。 雅各 以上来自于谷歌翻译 以下为原文 Hi Syed, I couldn't find a proper solution so I rolled back my latest updates and re-implemented which actually solved the problem. I am unsure what caused the problem but the problem went away after re-implementation. Br. Jacob |
|
|
|
jkk@ms3e.dk,
使用和不使用最新更新来比较日志和利用率报告文件,这会导致运行时间增加。 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 jkk@ms3e.dk, Compare the log and utilization report file with and without latest updates which caused an increase in runtime. --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
遗憾的是,我删除了没有最新更新的日志......我将关闭主题。
感谢您的投入。 以上来自于谷歌翻译 以下为原文 I unfortunately deleted the log without the latest updates... I'll close the subject. Thanks for the inputs. |
|
|
|
只有小组成员才能发言,加入小组>>
2338 浏览 7 评论
2758 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2235 浏览 9 评论
3308 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2384 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
696浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
492浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
277浏览 1评论
703浏览 0评论
1897浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-10-20 01:26 , Processed in 1.321730 second(s), Total 86, Slave 70 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号