完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我正在研究AC701板。
我有一个项目,我使用3个IP。 一个FFT IP& 两个DDS NCO IP。 这些IP是使用ISE 14.7生成的。 几年前,我参与了一个需要这些IP的项目。 该项目是在Vivado 2015.1中完成的。 对于该项目,我按原样使用这些ISE 14.7生成的IP。 该项目实施良好,没有任何错误。 现在,我正在开发一个不同的项目,需要这3个IP。 我现在有Vivado 2016.2。 当我在我的项目中添加这些IP时 尝试实现它,我在opt_design阶段得到错误 [DRC 23-20]规则违规(INBB-3)黑匣子实例 - 'acqn / fft_ifftAH / inst_fft1_v7 / fftifftcore_v7'类型的单元'acqn / fft_ifftAH / inst_fft1_v7'具有未定义的内容,被视为黑匣子。 必须为opt_design定义此单元格的内容才能成功完成。 我不知道这个。 这些知识产权在2015.1被接受。 事实上,那个旧项目(第1段),我已迁移到2016.2& 试图再次运行实施,& 现在它失败了。 想象一下。 该项目已成功实施,测试,批量生产和 卖给客户& 现在2016.2告诉我有opt_design错误。 请帮忙。 不,我无法将IP升级到最新版本。 所以不要再提那个了 以上来自于谷歌翻译 以下为原文 I am working on AC701 board. I have a project in which I use 3 IPs. One FFT IP & two DDS NCO IPs. These IP's were generated using ISE 14.7. A few years back, I worked on a project that required these IP's. That project was done in Vivado 2015.1. For that project, I used these ISE 14.7 generated IPs as is. The project implemented fine without any errors. Now, I am working on a different project, that requires these 3 IPs. I now have Vivado 2016.2. When I add these IPs in my project & try to implement it, I get error at opt_design stage [DRC 23-20] Rule violation (INBB-3) Black Box Instances - Cell 'acqn/fft_ifftAH/inst_fft1_v7' of type 'acqn/fft_ifftAH/inst_fft1_v7/fftifftcore_v7' has undefined contents and is considered a black box. The contents of this cell must be defined for opt_design to complete successfully. I have no idea regarding this. These IPs were accepted fine on 2015.1. In fact, that old project (in paragraph 1), I migrated to 2016.2 & tried to run implementation again, & now it fails. Imagine that. That project was successfully implemented, tested, mass produced & sold to customers & now 2016.2 tells me there is opt_design error. Please help. No, I cannot upgrade the IP to its latest version. So don't bother mentioning that |
|
相关推荐
8个回答
|
|
我还没有尝试使用IP ngc文件创建网表项目的方法。
写出edif& 将edif添加到我的项目中。 每个&都需要这个。 在Windows 10更新之前创建的每个项目。 相反,我在另一个线程中发现了一个更简单的解决方案,需要重命名libPortability.dll文件,如下所示 - > https://forums.xilinx.com/t5/Inmplementation/Vivado-2016-3-IP-Problems- Black-box-Instances-error / mp / 878878 / highlight / true#M21984此补丁适用于& 现在我的项目通过了opt_design阶段& 实现成功。 我之前的所有项目都是如此。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 I didn't yet try the method of creating a netlist project with the IP ngc file & writing out the edif & adding the edif to my project. This would be required for each & every project created before that Windows 10 update. Instead I found an easier solution posted on this forum in another thread which requires renaming of libPortability.dll files as given in -> https://forums.xilinx.com/t5/Implementation/Vivado-2016-3-IP-Problems-Black-box-Instances-error/m-p/878878/highlight/true#M21984 This patch works & now my project passes the opt_design phase & implements successfully. The same is true of all my earlier projects. View solution in original post |
|
|
|
@kharobangdo,
我不知道这个。 这些知识产权在2015.1被接受。 从那以后,很多都有变化。 请帮忙。 不,我无法将IP升级到最新版本。 所以不要再提那个了。 为什么? 我会请你重新考虑一下。 系列7设备必须使用Vivado,因此必须使用Vivado而非ISE生成的IP。 -------------------------------------------------- -------------------------------------------------- ---- FPGA爱好者!------------------------------------------- -------------------------------------------------- ----------- 以上来自于谷歌翻译 以下为原文 @kharobangdo, I have no idea regarding this. These IPs were accepted fine on 2015.1. A lot have change since then. Please help. No, I cannot upgrade the IP to its latest version. So don't bother mentioning that. Why? I would ask you to reconsider. A series7 device must be using Vivado and consequently the IPs generated by Vivado and not ISE. -------------------------------------------------------------------------------------------------------- FPGA enthusiast! -------------------------------------------------------------------------------------------------------- |
|
|
|
我知道,在使用Vivado时,应该使用Vivado生成IP。
但ISE IP也有效。 它们可能没有被优化但是它们起作用。 事实上,我认为问题可能是Windows 10更新,如下所述://forums.xilinx.com/t5/Inmplementation/Vivado-2016-3-IP-Problems-Black-box-Instances-error/td-p / 873148发布。 我正在观察类似的东西 以上来自于谷歌翻译 以下为原文 I know, IPs should be generated using Vivado when using Vivado. But ISE IP's also work. They may not be optimised but they work. In fact I think the problem might be a windows 10 update as mentioned in this https://forums.xilinx.com/t5/Implementation/Vivado-2016-3-IP-Problems-Black-box-Instances-error/td-p/873148 post. I am observing something similar |
|
|
|
所以,我安装了Vivado 2017.2&
试图运行该项目。 opt_design中的错误相同。 然后安装了Vivado 2015.1& 试图运行我早期的项目(那些多年前编译得很好的项目)。 它现在给出了错误。 似乎ngc2edif命令失败了。 Xilinx人,哪个版本的Vivado使用? 甚至2017.2也没有用 以上来自于谷歌翻译 以下为原文 So, I installed Vivado 2017.2 & tried to run the project. Same error in opt_design. Then installed Vivado 2015.1 & tried to run my earlier project(the one which compiled fine all those years ago). It gives error now. It seems ngc2edif command failed. Xilinx people, which version of Vivado to use? As even 2017.2 isn't working |
|
|
|
嗨@ kharobangdo,
1.确保您使用的是Vivado 2015.1和2017.2.https://www.xilinx.com/support/answers/54242.html支持的操作系统 2.您是否已将Windows 10升级到最新更新? 如果是,则不支持此Vivado版本。 3.如果您拥有最新的Windows 10版本1803或1709,则可以使用最新的Vivado 2018.2,因为它受支持。 >>看来ngc2edif命令失败了。 这意味着您无法从NGC创建edif文件。 因此黑匣子错误。 4.您还可以提供已归档项目,以使用最新的Vivado版本或Vivado 2015.1(支持的操作系统)进行检查。 问候 hemangd 以上来自于谷歌翻译 以下为原文 Hi @kharobangdo, 1. Make sure you are using supported OS for Vivado 2015.1 and 2017.2. https://www.xilinx.com/support/answers/54242.html 2. Have you upgraded your windows 10 to latest update? If yes, than it is not supported with this Vivado versions. 3. You can use the latest Vivado 2018.2 if you have the latest windows 10 version1803 or 1709 since it is supported. >>It seems ngc2edif command failed. Which means you are not able to create edif file from NGC. and hence the black box error. 4. You can also provide the archived project to check it on our end with the latest Vivado version or with Vivado 2015.1 (with supported OS) Regards hemangd |
|
|
|
嗨@ kharobangdo,
你的问题解决了吗? 如果您对此仍有疑问或通过标记为已接受的解决方案来关闭此主题,请告诉我们。 问候, hemangd 以上来自于谷歌翻译 以下为原文 Hi @kharobangdo, Did your issue resolve? Let us know if you still have any queries on it or close this thread by marking as accepted solution. Regards, hemangd |
|
|
|
你好@ kharobangdo。
消息本身表明IP网表中有黑盒内容。 我怀疑这个网表使用较旧的原语,这些原语无法重新定位。 我建议用IP网表文件(NGC)创建一个网表项目,然后写出一个新的网表,用于Vivado。 具体来说,可以创建PlanAhead / Vivado网表项目,检查黑盒子,以及用write_edif .edf编写的网表。 -------------------------------------------------- -----------------------不要忘记回答,kudo,并接受为解决方案.------------- -------------------------------------------------- ---------- 以上来自于谷歌翻译 以下为原文 Hi @kharobangdo. The message itself is indicating that there are black box contents within the IP netlist. I suspect that this netlist uses older primitives, which are having trouble re-targeting. I would suggest creating a netlist project with the IP netlist file (NGC), and writing out a new netlist to use in Vivado. Specifically, a PlanAhead/Vivado netlist project could be created, checked for black boxes, and netlist written with write_edif ------------------------------------------------------------------------- Don’t forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- |
|
|
|
我还没有尝试使用IP ngc文件创建网表项目的方法。
写出edif& 将edif添加到我的项目中。 每个&都需要这个。 在Windows 10更新之前创建的每个项目。 相反,我在另一个线程中发现了一个更简单的解决方案,需要重命名libPortability.dll文件,如下所示 - > https://forums.xilinx.com/t5/Inmplementation/Vivado-2016-3-IP-Problems- Black-box-Instances-error / mp / 878878 / highlight / true#M21984此补丁适用于& 现在我的项目通过了opt_design阶段& 实现成功。 我之前的所有项目都是如此。 以上来自于谷歌翻译 以下为原文 I didn't yet try the method of creating a netlist project with the IP ngc file & writing out the edif & adding the edif to my project. This would be required for each & every project created before that Windows 10 update. Instead I found an easier solution posted on this forum in another thread which requires renaming of libPortability.dll files as given in -> https://forums.xilinx.com/t5/Implementation/Vivado-2016-3-IP-Problems-Black-box-Instances-error/m-p/878878/highlight/true#M21984 This patch works & now my project passes the opt_design phase & implements successfully. The same is true of all my earlier projects. |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2458 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1115浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
581浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
447浏览 1评论
2002浏览 0评论
725浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-21 12:50 , Processed in 1.432284 second(s), Total 89, Slave 73 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号