完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
你好
我有这个vivado.log,最后有一个错误,但我没有看到任何个别错误,告诉我具体是什么错误,你能帮我识别哪里有错误吗? 谢谢 vivado.log 726 KB 以上来自于谷歌翻译 以下为原文 Hi I have this vivado.log which has an Error at the end, however I dont see any individual errors that show me what is specifically the error, can you help me identify which is the error here please? thanks vivado.log 726 KB |
|
相关推荐
9个回答
|
|
你好@ pumaju1808
由于之前的警告和严重警告,错误存在。 请参阅AR的以下链接以解决这些警告和严重警告。 https://www.xilinx.com/support/answers/56169.html https://www.xilinx.com/support/answers/53445.html 希望这可以帮助 问候 罗希特 RegardsRohit ------------------------------------------------- ---------------------------------------------请注意 - 请注明 答案为“接受为解决方案”,如果提供的信息是有帮助的。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 Hi @pumaju1808 The error is there due to previous warnings and critical warnings . Refer to the below link of the ARs to resolve those warnings and critical warnings. https://www.xilinx.com/support/answers/56169.html https://www.xilinx.com/support/answers/53445.html Hope this helps Regards Rohit Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
感谢thakurr,为什么在其他情况下,也有警告和严重警告,但即使这样,它也会生成位文件?这里有什么规则,当警告或严重警告成为错误并停止P& R过程时
?谢谢 以上来自于谷歌翻译 以下为原文 thanks thakurr, Why in other cases , also there are warning and critical warnings as well , but even so , it generates the bit file?, what is the rule here, when warning or critical warning becomes an error and stop the P&R process ? Thanks |
|
|
|
你好@ pumaju1808
有时它还取决于警告的严重程度和严重警告。 如果设计正在通过比特流,那么关键警告就是不确定它是否可以在电路板上正常工作。 问候 罗希特 RegardsRohit ------------------------------------------------- ---------------------------------------------请注意 - 请注明 答案为“接受为解决方案”,如果提供的信息是有帮助的。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 Hi @pumaju1808 Some times it depends on the severity of the warnings and critical warnings also. With the critical warnings if design is passing bit stream, it is not sure it will work fine on the board. Regards Rohit Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
@ pumaju1808
请参阅AR#65179和AR#53981并查看是否有帮助.https://www.xilinx.com/support/answers/65179.html https://www.xilinx.com/support/answers/53981.htmlThanks, ASIT -------------------------------------------------- --------------------------------------------请注意 - 请注明 如果提供的信息有用,请回答“接受为解决方案”。 将Kudos发送给您认为有用且面向回复的帖子。 -------------------------------------------------- -------------------------------------------- 以上来自于谷歌翻译 以下为原文 @pumaju1808 Please refer to AR#65179 and AR#53981 and see if it helps. https://www.xilinx.com/support/answers/65179.html https://www.xilinx.com/support/answers/53981.html Thanks, Asit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
你好@ pumaju1808
从日志中我看到IO时钟布局器发生故障。 尝试在合成设计上运行以下命令,看看它是否因更好的消息传递而失败 opt_design place_ports 如果你可以上传位于.runs - > impl_1文件夹中的_opt.dcp,我可以检查一下。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi @pumaju1808 From the log I see that the IO clock placer is failing. Try running below commands on synthesized design and see if it fails with better messaging opt_design place_ports If you can upload _opt.dcp located in .runs --> impl_1 folder, I can check the same. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
嗨Deepika
我的dcp是330 MB大小,我无法上传,因为我超大了允许的最大值,你知道怎么做吗? 谢谢, JC 以上来自于谷歌翻译 以下为原文 Hi Deepika My dcp is 330 MB size, I can't uploaded since I oversized the maximum allowed, do you know how? Thanks, JC |
|
|
|
@ pumaju1808,
分享您的电子邮件ID,以便我们向您发送您的EZmove链接凭据,您可以从中发送您的dcp文件(330 MB)。谢谢, ASIT -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,则称为“接受为解决方案”。 将Kudos发送给您认为有用且面向回复的帖子。 -------------------------------------------------- ------------------------------------------- 以上来自于谷歌翻译 以下为原文 @pumaju1808, Share your email ID so that we can send you your credentials of EZmove link, from which you will be able to send your dcp file(330 MB). Thanks, Asit --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
|
|
|
|
@ pumaju1808
谢谢,我收到了你的消息。 我已向您发送了一封电子邮件,其中包含EZmove的登录凭据。 问候, ASIT -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,则称为“接受为解决方案”。 将Kudos发送给您认为有用且面向回复的帖子。 -------------------------------------------------- ------------------------------------------- 以上来自于谷歌翻译 以下为原文 @pumaju1808 Thanks, I received your message. I have sent you an email with login credentials of EZmove. Regards, Asit --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2385 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2264 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2433 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
759浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
548浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
371浏览 1评论
1966浏览 0评论
685浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-26 03:14 , Processed in 1.373155 second(s), Total 93, Slave 77 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号