[问答]

各位大神有人知道ise‘‘The logic for <sin_out> does not match a known FF or Latch template. "是为什么吗？

问答对人有帮助，内容完整，我也想知道答案 0 module sin(clk,reset,sin_out); input clk,reset; output[7:0]sin_out; reg[7:0]sin_out; reg[6:0]num; always@(posedge clk or posedge reset) begin if(reset) sin_out<=0; else if(num==63) num<=0; else num<=num+1; case(num) 0:sin_out=255; 1:sin_out=254; 2:sin_out<=252; 3:sin_out<=249; 4:sin_out<=245; 5:sin_out<=239; 6:sin_out<=233; 7:sin_out<=225; 8:sin_out<=217; 9:sin_out<=207; 10:sin_out<=197; 11:sin_out<=186; 12:sin_out<=174; 13:sin_out<=162; 14:sin_out<=150; 15:sin_out<=137; 16:sin_out<=124; 17:sin_out<=112; 18:sin_out<=99; 19:sin_out<=87; 20:sin_out<=75; 21:sin_out<=64; 22:sin_out<=53; 23:sin_out<=43; 24:sin_out<=34; 25:sin_out<=26; 26:sin_out<=19; 27:sin_out<=13; 28:sin_out<=8; 29:sin_out<=4; 30:sin_out<=1; 31:sin_out<=0; 32:sin_out<=0; 33:sin_out<=1; 34:sin_out<=4; 35:sin_out<=8; 36:sin_out<=13; 37:sin_out<=19; 38:sin_out<=26; 39:sin_out<=34; 40:sin_out<=43; 41:sin_out<=53; 42:sin_out<=64; 43:sin_out<=75; 44:sin_out<=87; 45:sin_out<=99; 46:sin_out<=112; 47:sin_out<=124; 48:sin_out<=137; 49:sin_out<=150; 50:sin_out<=162; 51:sin_out<=174; 52:sin_out<=186; 53:sin_out<=197; 54:sin_out<=207; 55:sin_out<=217; 56:sin_out<=225; 57:sin_out<=233; 58:sin_out<=239; 59:sin_out<=245; 60:sin_out<=249; 61:sin_out<=252; 62:sin_out<=254; 63:sin_out<=255; default:sin_out<=8'bx; endcase end endmodule 运行会报错"sin.v" line 34: The logic for does not match a known FF or Latch template. The description style you are using to describe a register or latch is not supported in the current software release. 各位大神有人知道该怎么修改吗 0
2018-11-22 21:10:25　　评论淘帖0 邀请回答您可以邀请以下用户，快速回答问题 × 刘英该类别下有 31 个回答。邀请回答 chenbingjy 该类别下有 27 个回答。邀请回答 yoonssica 该类别下有 22 个回答。邀请回答 houxiaoxiao 该类别下有 17 个回答。邀请回答小工兵该类别下有 16 个回答。邀请回答小萃米该类别下有 16 个回答。邀请回答 Elecfans管家该类别下有 15 个回答。邀请回答薄迪该类别下有 14 个回答。邀请回答我爱妖妖该类别下有 14 个回答。邀请回答言尽于此33 该类别下有 14 个回答。邀请回答 hxing 该类别下有 13 个回答。邀请回答那些年儿ing 该类别下有 13 个回答。邀请回答平漂流该类别下有 13 个回答。邀请回答倪love 该类别下有 12 个回答。邀请回答 1653344032.827400 该类别下有 12 个回答。邀请回答 xiekaboy 该类别下有 12 个回答。邀请回答小麦地该类别下有 12 个回答。邀请回答科比如我该类别下有 12 个回答。邀请回答 2013crazy 该类别下有 11 个回答。邀请回答黄月明该类别下有 11 个回答。邀请回答举报李宁相关推荐 • ise合成不会完成 2018 • Modelsim 仿真问题 “unisim” Does not exist 13162 • 关于消除LATCH和gated clock，求助~ 6234 • 请问我的VHDL代码有什么问题？ 4481 • 如何解决SPARTAN 3A项目的麻烦 1453 • AD16安装失败，提示File size does not match 7972 • 5分频程序为什么进行RTL仿真时不能出波形图，而在gate level仿真时能够出波形图呢？ 5870 • 3位i/p移位寄存器警告 5949 • 生成ADC驱动时出现问题 1446 • Quartus提示Error (10500): XXX.vhd(266) near text "ctrview"; expecting "entity", or.......怎么解决？ 5509 1个回答

答案对人有帮助，有参考价值 0 0:sin_out=255; 1:sin_out=254; 这两行赋值语句写的不对

2018-11-24 23:00:23 评论举报 fisker