完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
电子发烧友论坛|
你好,
我们正在尝试生成比特流,但我们遇到了3个错误。 不确定那是什么。 有人可以帮我们解决这个问题吗? 我们能够在过去生成比特流的设计相同。 我已附加日志文件以供实施! 错误是: [放置30-487]无法遵守实例到设备中的包装。 请分析您的设计,以确定是否可以减少LUT,FF和/或控制组的数量。 实例数:触发器:在考虑的设计区域中为68065,在设备中提供106400(注意:每个切片只能容纳1个独特的控制组,因此无法打包FF以完全填充每个切片)Luts:55517(组合)61928 (总计)在考虑的设计区域中,53200在设备中可用控制集:961在设备中未放置的实例需要7331个切片,但设备中的13300个切片中只有7264个可用,因为其他可能被放置的实例占用或被排除阻止 放置。[放置30-99] Placer因错误而失败:'详细放置失败请检查以前的错误以获取详细信息。' 请在放置期间查看所有ERROR,CRItiCAL WARNING和WARNING消息,以了解失败的原因。[Common 17-69]命令失败:Placer无法放置所有实例谢谢! 最好的祝福 log.txt 29 KB 以上来自于谷歌翻译 以下为原文 Hello, We are trying to generate bitstream but we are getting 3 errors. not sure what are those. Can someone help us how to solve this problem? The same design we were able to generate the bitstream in the past. I have attached log file for implementation as well! Errors are:
Best Regards log.txt 29 KB |
|
相关推荐
8个回答
|
|
|
@ vatsal.naik,
很高兴知道您的设计与vivado 2017.4一起使用。 您是否在Vivado 2016.2中使用支持的操作系统? 检查以下AR: https://www.xilinx.com/support/answers/54242.html 如果您使用过支持的操作系统,那么这可能是在以后的版本中修复的错误。 问题解决之后,请将有用的帖子标记为“接受为解决方案”,以关闭此主题 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 @vatsal.naik, Glad to know that your design is working with vivado 2017.4. Did you use supported OS with Vivado 2016.2? Check the following AR: https://www.xilinx.com/support/answers/54242.html If you have used supported OS then this could be a bug which got fixed in the later releases. As the issue is resolved, please close this thread by marking the helpful post as "Accept as Solution" --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------View solution in original post |
|
|
|
|
|
你的设计溢出了设备。
你必须寻找可以挤压它的地方。 不止一次运行“opt_design”可能会有所帮助。 不要忘记通过接受帖子作为解决方案来尽可能地关闭线程。 以上来自于谷歌翻译 以下为原文 your design is overflowing the device. You'll have to look for places to squeeze it down. It might help to run "opt_design" more than once. Don't forget to close a thread when possible by accepting a post as a solution. |
|
|
|
|
|
我们不确定这是什么原因。
在合成期间,一切都适合。 甚至更早我们使用Ubuntu并且相同的设计没有问题,但最近我们切换到Windows并再次安装vivado并且问题被创建。 以上来自于谷歌翻译 以下为原文 We are not sure what is the reason for this. During synthesis, everything fits. Even earlier we were using Ubuntu and the same design was working with no issue, but recently We switched to windows and installed vivado again and the problem created. |
|
|
|
|
|
尝试使用合成指令“AreaOptimized_high”重新合成,这应该会压缩设计。
不要忘记通过接受帖子作为解决方案来尽可能地关闭线程。 以上来自于谷歌翻译 以下为原文 Try resynthesizing with synthesis directive "AreaOptimized_high" this ought to squeeze the design down. Don't forget to close a thread when possible by accepting a post as a solution. |
|
|
|
|
|
@ vatsal.naik
你的意思是在Ubuntu OS中设计的实现是成功的,并且你在Windows中看到了相同设计的布局错误? 如果是,那么Vivado就不会这样。 你可以分享设计,以便我们可以确认它是否是一个错误并修复它。 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @vatsal.naik Do you mean the implementation of the design was successful in Ubuntu OS and you are seeing the placer error in windows for the same design? If yes, then this is not expected from Vivado. Can you share the design so that we can confirm if it is a bug and get it fixed. --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
|
|
@syedz是的,我能够在Ubuntu16.04中成功生成比特流。
首先使用vivado 2016.2设计在Windows上不起作用所以结束安装Vivado 2017.4,再次创建所有自定义IP,现在它正常工作,正如它所设想的那样。 以上来自于谷歌翻译 以下为原文 @syedz Yes, I was able to generate bitstream successfully in Ubuntu16.04. The design didn't work on windows at first with vivado 2016.2 So Ended up Installing Vivado 2017.4, Created all Custom IP again, and Now it works, as It supposes to. |
|
|
|
|
|
@ vatsal.naik,
很高兴知道您的设计与vivado 2017.4一起使用。 您是否在Vivado 2016.2中使用支持的操作系统? 检查以下AR: https://www.xilinx.com/support/answers/54242.html 如果您使用过支持的操作系统,那么这可能是在以后的版本中修复的错误。 问题解决之后,请将有用的帖子标记为“接受为解决方案”,以关闭此主题 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @vatsal.naik, Glad to know that your design is working with vivado 2017.4. Did you use supported OS with Vivado 2016.2? Check the following AR: https://www.xilinx.com/support/answers/54242.html If you have used supported OS then this could be a bug which got fixed in the later releases. As the issue is resolved, please close this thread by marking the helpful post as "Accept as Solution" --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
|
|
@syedz操作系统得到了支持。
它工作在2017年4月。 所以,我认为它在后来的版本中得到了修复。 以上来自于谷歌翻译 以下为原文 @syedz The OS was supported. It worked on 2017.4. So, I think it got fixed in the later releases. |
|
|
|
|
只有小组成员才能发言,加入小组>>
3118 浏览 7 评论
3407 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2873 浏览 9 评论
3966 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
3057 浏览 15 评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
1325浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
1167浏览 1评论
/9
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-12-2 00:24 , Processed in 0.888398 second(s), Total 86, Slave 69 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191

淘帖
2236
