次优放置错误

你好@ mhmontazeri61
您可以发布您要定位的完整FPGA设备名称吗？
谢谢，迪皮卡.----------------------------------------------
---------------------------------------------- Google之前的问题
张贴。
如果某人的帖子回答了您的问题，请将帖子标记为“接受为解决方案”。
如果你看到一个特别好的和信息丰富的帖子，考虑给它Kudos（左边的明星）



以下为原文

Hi @mhmontazeri61
 
Can you post the complete FPGA device name which you are targeting? 
Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)

我的设备是一个名为7K160的7系列Kintex FPGA，如果它很重要的话！
问候
mhmontazeri61



以下为原文

My device is a 7-series Kintex FPGA named 7K160 if it's important!
 
Regards
mhmontazeri61

你好@ mhmontazeri61
你用的是哪个套餐？
打开合成设计并检查sitesMMCME2_ADV_X1Y2和IOB_X1Y74是否在同一时钟区域。
如果可能的话，上传位于.runs  - > impl_1文件夹的_opt.dcp，以便我们查看并告知您此错误的原因。
谢谢，迪皮卡.----------------------------------------------
---------------------------------------------- Google之前的问题
张贴。
如果某人的帖子回答了您的问题，请将帖子标记为“接受为解决方案”。
如果你看到一个特别好的和信息丰富的帖子，考虑给它Kudos（左边的明星）



以下为原文

Hi @mhmontazeri61
 
Which package are you using? 
 
Open synthesized design and check if the sites MMCME2_ADV_X1Y2 and IOB_X1Y74 are in same clock region or not.
 
If possible upload _opt.dcp located at .runs --> impl_1 folder so that we can review and let you know the reason for this error.
Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)

最近也遇到这个问题，请问咋解决的