完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,大家好,
我正在使用带有z7030的TE0715板。 在vivadoI我得到了这个错误: [放置30-575]具有时钟功能的IO引脚和MMCM对的次优放置。 如果此子设计可接受此子优化条件,则可以使用.xdc文件中的CLOCK_DEDICATED_ROUTE约束将此消息降级为WARNING。 我认为应该将时钟分配给MRCC / SRCC引脚而不是普通的I / O引脚。 但我不知道在哪里可以找到该针的名称。 有什么文件可以帮忙吗? 先谢谢你 以上来自于谷歌翻译 以下为原文 Hi everyone, I am using TE0715 board with z7030. In vivado I got that error : [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. I think that the clock should be assigned to MRCC/SRCC pin and not to a normal I/O pin. But I don't know where to find the name of that pin exactly. Any documentation to help please? Thank you in advance |
|
相关推荐
3个回答
|
|
嗨@asmabdg
欢迎来到论坛! 正如您所怀疑的那样,您收到的错误通常意味着使用不具有时钟功能的引脚将时钟连接到FPGA。 - 你再次说这些引脚被称为MRCC和SRCC引脚是正确的。 在Zynq-7030 FPGA中,您可以找到使用Xilinx文档ug865的时钟引脚的位置。 干杯, 标记 以上来自于谷歌翻译 以下为原文 Hi @asmabdg Welcome to the Forum! As you suspect, the error you received usually means that a clock is being brought into the FPGA using pin(s) that are not clock-capable. -and you are again correct in saying that these pins are called MRCC and SRCC pins. For the Zynq-7030 FPGA, you will find the location of the clock-capable pins using Xilinx document, ug865, that is located Cheers, Mark |
|
|
|
@asmabdg,
如上所述,确保yourIO具备时钟功能。 如果它具有时钟功能,则打开合成设计并运行以下命令: opt_design place_ports 这会运行I / O和时钟放置,并留下部分放置的设计用于调查。 “place_ports”可能会报告错误,但您仍然可以查看部分展示位置。 现在搜索错误消息中提到的IO端口和MMCM。 如果它们不在同一时钟区域,则可能发生错误。 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @asmabdg, As mentioned above, make sure your IO is clock capable. If it is clock capable then Open the synthesized design and run the following commands: opt_design place_ports This runs I/O and clock placement and leaves the partially placed design for investigation. "place_ports" might report an error but you can still view the partial placement. Now search the IO port and MMCM mentioned in error message. The error could happen if they are not in same clock region. --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
@asmabdg
这个论坛帖子有什么更新? 如果您有任何疑问,请告诉我们。 如果问题得到解决,请通过将有用的帖子标记为“接受为解决方案”来关闭此主题 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @asmabdg Any update on this forum thread? Let us know if you have any more queries. If the issue is resolved then please close this thread by marking the helpful post as "Accept as Solution" --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2388 浏览 7 评论
2803 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2270 浏览 9 评论
3338 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2438 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
767浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
551浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
382浏览 1评论
1974浏览 0评论
691浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-28 04:16 , Processed in 1.053247 second(s), Total 53, Slave 46 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号