完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
偶尔它会制作一个文件。
通常不会: “ 信息:[通用17-347]试图获得功能'实施'和/或设备'xc7z020'的许可 信息:[通用17-349]获得功能'实施'和/或设备'xc7z020'的许可 运行DRC作为命令write_bitstream的前提条件 信息:[Drc 23-27]运行2个线程的DRC R6025 - 纯虚函数调用 “ 同样的事情发生在2013.2。 有人有主意吗? Ĵ 以上来自于谷歌翻译 以下为原文 Occasionally it'll make a bit file. Often it doesn't: INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020' INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020' Running DRC as a precondition to command write_bitstream INFO: [Drc 23-27] Running DRC with 2 threads R6025 - pure virtual function call " Same thing happens with 2013.2. Anyone have any ideas? j |
|
相关推荐
2个回答
|
|
嗨,
对于某些设计而言,这是一个已知问题,具体情况未知为何会发生这种情况,并且仍在分析根本原因以便在将来的软件版本中进行修复。 我相信来自Tcl控制台的“write_bitstream”命令将允许生成位文件而不会出现问题,这应该用作解决方法。 还可以看出,在某些情况下,在GUI中单独运行流的每个阶段允许比特流无问题地生成,即运行合成,开放合成设计,运行实现,开放实现设计,写比特流。 问候, 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi, This a known issue and occurs for some designs, the specifics are unknown as to why this occurs, and the root cause is still being analysed for a fix in a future release of the software. I believe "write_bitstream" command from the Tcl console will allow the bit file generation to complete without issue, and this should be used as a workaround. It was also seen that in some cases, running each stage of the flow individually in the GUI allowed the bitstream to generate without issue, i.e. Run Synthesis, Open Synthesised Design, Run Implementation, Open Implemented Design, Write Bitstream. Regards, View solution in original post |
|
|
|
嗨,
对于某些设计而言,这是一个已知问题,具体情况未知为何会发生这种情况,并且仍在分析根本原因以便在将来的软件版本中进行修复。 我相信来自Tcl控制台的“write_bitstream”命令将允许生成位文件而不会出现问题,这应该用作解决方法。 还可以看出,在某些情况下,在GUI中单独运行流的每个阶段允许比特流无问题地生成,即运行合成,开放合成设计,运行实现,开放实现设计,写比特流。 问候, 以上来自于谷歌翻译 以下为原文 Hi, This a known issue and occurs for some designs, the specifics are unknown as to why this occurs, and the root cause is still being analysed for a fix in a future release of the software. I believe "write_bitstream" command from the Tcl console will allow the bit file generation to complete without issue, and this should be used as a workaround. It was also seen that in some cases, running each stage of the flow individually in the GUI allowed the bitstream to generate without issue, i.e. Run Synthesis, Open Synthesised Design, Run Implementation, Open Implemented Design, Write Bitstream. Regards, |
|
|
|
只有小组成员才能发言,加入小组>>
2260 浏览 7 评论
2664 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2155 浏览 9 评论
3227 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2292 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
545浏览 1评论
1614浏览 1评论
109浏览 1评论
在使用xc5vsx95T时JTAG扫片不成功,测量TDO无信号输出
2263浏览 0评论
582浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-8-6 20:11 , Processed in 2.421522 second(s), Total 80, Slave 63 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191