完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
警告消息如下:
警告地点:837 - 找到部分锁定的IO总线。 总线的以下组件未锁定: Comp:ADC2_ChA_D_N Comp:ADC2_ChA_D_N Comp:ADC2_ChA_D_N Comp:ADC2_ChA_D_N Comp:ADC2_ChA_D_N Comp:ADC2_ChA_D_N 警告地点:837 - 找到部分锁定的IO总线。 总线的以下组件未锁定:Comp:ADC2_ChA_D_P Comp:ADC2_ChA_D_P Comp:ADC2_ChA_D_P Comp:ADC2_ChA_D_P Comp:ADC2_ChA_D_P Comp:ADC2_ChA_D_P 在暗示我的设计时会抛出警告,因为现在,我不知道如何处理这个问题。 和 这将导致整个模块的故障。 我的设计的顶层模块是用VHDL编写的,但是子模块部分用verilog,部分用VHDL编写,我可以确保组件部分和实例部分没有任何问题,并且所有的引脚都在ucf文件中定位 。 有没有人遇到同样的情况? 我该怎么做才能解决这个问题? 谢谢。 以上来自于谷歌翻译 以下为原文 The warning message is list below:
this will lead to malfunction of the whole module. Top module of my design is writen in VHDL, however the sub-module is partlly in verilog and partly in VHDL, I can make sure that there is nothing wrong in the component part and Instance part, and all pins are LOCed in the ucf file. Does anyone encounter the same situation? And what can I do to fix it? Thanks. |
|
相关推荐
4个回答
|
|
请参阅以下上一个发布的主题:
http://forums.xilinx.com/xlnx/board/crawl_message?board.id=ISE&message.id=2595 -------------------------------------------------- -----------------------不要忘记回答,kudo,并接受为解决方案.------------- -------------------------------------------------- ---------- 以上来自于谷歌翻译 以下为原文 See the following previous posted thread: http://forums.xilinx.com/xlnx/board/crawl_message?board.id=ISE&message.id=2595 ------------------------------------------------------------------------- Don’t forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- |
|
|
|
非常感谢你的帮助。
我之前已经阅读过该消息,但是我的整个总线引脚都已解锁,我确信总线上的所有引脚都是用ucf文件写的,如下所示: NET ADC2_ChA_D_P [0] LOC = B32; #ADC2通道ANET ADC2_ChA_D_N [0] LOC = A33; NET ADC2_ChA_D_P [1] LOC = E32; NET ADC2_ChA_D_N [1] LOC = E33; NET ADC2_ChA_D_P [2] LOC = B33; NET ADC2_ChA_D_N [2] LOC = C33; NET ADC2_ChA_D_P [3] LOC = F33; NET ADC2_ChA_D_N [3] LOC = E34; NET ADC2_ChA_D_P [4] LOC = C32; NET ADC2_ChA_D_N [4] LOC = D32; NET ADC2_ChA_D_P [5] LOC = G32; NET ADC2_ChA_D_N [5] LOC = H32; NET ADC2_ChA_D_P [6] LOC = C34; NET ADC2_ChA_D_N [6] LOC = D34; NET ADC2_ChB_D_P [0] LOC = L33; #ADC2通道BNET ADC2_ChB_D_N [0] LOC = M32; NET ADC2_ChB_D_P [1] LOC = L34; NET ADC2_ChB_D_N [1] LOC = K34; NET ADC2_ChB_D_P [2] LOC = P32; NET ADC2_ChB_D_N [2] LOC = N32; NET ADC2_ChB_D_P [3] LOC = P34; NET ADC2_ChB_D_N [3] LOC = N34; NET ADC2_ChB_D_P [4] LOC = R33; NET ADC2_ChB_D_N [4] LOC = R32; NET ADC2_ChB_D_P [5] LOC = U32; NET ADC2_ChB_D_N [5] LOC = U31; NET ADC2_ChB_D_P [6] LOC = U33; NET ADC2_ChB_D_N [6] LOC = T34; 我真的不知道这个警告是怎么出来的。 以上来自于谷歌翻译 以下为原文 Thank U so much for your help. I've read that message before, however my entire bus pins are all unlocked, and I'm sure all my pins in bus are written in ucf file as following : NET ADC2_ChA_D_P[0] LOC =B32; #ADC2 channel A NET ADC2_ChA_D_N[0] LOC =A33; NET ADC2_ChA_D_P[1] LOC =E32; NET ADC2_ChA_D_N[1] LOC =E33; NET ADC2_ChA_D_P[2] LOC =B33; NET ADC2_ChA_D_N[2] LOC =C33; NET ADC2_ChA_D_P[3] LOC =F33; NET ADC2_ChA_D_N[3] LOC =E34; NET ADC2_ChA_D_P[4] LOC =C32; NET ADC2_ChA_D_N[4] LOC =D32; NET ADC2_ChA_D_P[5] LOC =G32; NET ADC2_ChA_D_N[5] LOC =H32; NET ADC2_ChA_D_P[6] LOC =C34; NET ADC2_ChA_D_N[6] LOC =D34; NET ADC2_ChB_D_P[0] LOC =L33; #ADC2 channel B NET ADC2_ChB_D_N[0] LOC =M32; NET ADC2_ChB_D_P[1] LOC =L34; NET ADC2_ChB_D_N[1] LOC =K34; NET ADC2_ChB_D_P[2] LOC =P32; NET ADC2_ChB_D_N[2] LOC =N32; NET ADC2_ChB_D_P[3] LOC =P34; NET ADC2_ChB_D_N[3] LOC =N34; NET ADC2_ChB_D_P[4] LOC =R33; NET ADC2_ChB_D_N[4] LOC =R32; NET ADC2_ChB_D_P[5] LOC =U32; NET ADC2_ChB_D_N[5] LOC =U31; NET ADC2_ChB_D_P[6] LOC =U33; NET ADC2_ChB_D_N[6] LOC =T34; I really do not know how this warning is coming out. |
|
|
|
这是一种脑死亡的方法,但它可能会起作用......
尝试重命名.UCF文件,以便ISE忽略它。 更改文件名后缀。 重新编译,并查看是否仍然弹出错误消息。 如果仍然弹出错误消息,则项目搜索路径中的另一个.UCF文件会潜入您的编译中。 也许'项目清理'会有所帮助。 如果错误消息未弹出,则问题出在原始.UCF文件中。 分裂和征服的时间。 如果您不知道.UCF文件中的哪个位置可能存在问题,那么划分和征服技术的工作原理如下: 注释掉整个.UCF文件。 重新编译。 错误信息? 如果不是,请取消注释.UCF文件的一小部分并重新编译,直到找到“冒烟”。 - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 This is a brain-dead approach, but it might work...
-- Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
非常感谢你的回复,我已经一步一步地尝试了你的建议,尽管仍然会出现警告。
当我重命名ucf文件时,会弹出错误以查找缺少的约束: 错误MapLib:717 - 设计使用2个IDELAYCTRL,其中2个没有定义LOC属性。只有一个IDELAYCTRL原语没有LOC属性。 这意味着我对ADC模块引脚的限制是否正常? 这里IDELAYCTRL是ADC模块顶层的基元。 我试图用verilog编写相同的东西,结果证明它运行良好。 我无法弄清楚问题出在哪里。 顺便说一下,我很抱歉两次发布相同的主题,事实上,那是因为我的网络有一些问题,我只是F5两次,但是当我意识到这一点时,我不知道如何删除我的 线程,也许你可以帮助我。 期待您的进一步帮助〜非常感谢U~ 以上来自于谷歌翻译 以下为原文 Thank you so much for your sinsere reply, I've tried your suggestions step by step, though the warnnings still pop up. When I rename the ucf file, the errors are pop up for missing constraints : ERROR MapLib:717 - The design uses 2 IDELAYCTRLs and 2 of them do not have LOC property defined.There can be only one IDELAYCTRL primitive with out LOC property. that means my constraints for my ADC module pins are OK? Here IDELAYCTRLs are primitives in ADC module top level. I've tried to write the same thing all in verilog, and it turns out to be working well. I cannot really figured out where the problem is. By the way, I'm sorry for posting the same topic twice, in fact, that is because there is some thing wrong with my network, and I just F5 twice, however when I realize this, I do not know how to delete my thread, maybe you can help me. Looking forward for your further help~ Thank U so much~ |
|
|
|
只有小组成员才能发言,加入小组>>
2406 浏览 7 评论
2816 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2285 浏览 9 评论
3366 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2451 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
858浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
567浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
421浏览 1评论
1994浏览 0评论
717浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-14 00:47 , Processed in 1.396641 second(s), Total 84, Slave 68 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号