完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好,
我正在尝试从PROM(XCF04S)编程我的FPGA(XC3S500E)。 但是,它不起作用!! JTAG工作正常。 我可以通过JTAG编写PROM和FPGA。 我复制了下面的状态寄存器。 你能帮我解决一下这个问题吗? 边界扫描链成功验证。'2':读取状态寄存器内容... CRC错误:0解密器安全设置:0DCM锁定:1DCI匹配:1传输输入错误:GTS_CFG_B的第一个:GWE的0状态:GHIGH的0状态:MODE的0值 引脚M0:MODE引脚M1的0值:MODE引脚M2的0值:CFG_RDY(INIT_B)的0值:来自DONE引脚的0DONEIN输入:0IDCODE在尝试写入FDRI时未验证:0write在解密操作之前或之后发出的FDRI:0未使用加密密钥 按正确的顺序:0 问候, SJ 以上来自于谷歌翻译 以下为原文 Hello, I'm trying to program my FPGA (XC3S500E) from PROM(XCF04S). However, it doesn't work!! JTAG works fine. I can write PROM and FPGA via JTAG. I copied the status register below. Could you help me to find out the problem? Boundary-scan chain validated successfully. '2': Reading status register contents... CRC error : 0 Decryptor security set : 0 DCM locked : 1 DCI matched : 1 legacy input error : 1 status of GTS_CFG_B : 0 status of GWE : 0 status of GHIGH : 0 value of MODE pin M0 : 0 value of MODE pin M1 : 0 value of MODE pin M2 : 0 value of CFG_RDY (INIT_B) : 0 DONEIN input from DONE pin : 0 IDCODE not validated while trying to write FDRI : 0 write FDRI issued before or after decrypt operation: 0 Decryptor keys not used in proper sequence : 0 regards, SJ |
|
相关推荐
1个回答
|
|
嗨Syoon,
我希望你应该使用ISE10.1.02i ??? 如果没有尝试使用最新版本的Service Pack。 看起来设备在启动序列中卡住了,因为: GTS_CFG_B的状态:0 GWE的状态:0(此信号在启动结束时释放(取决于您的bitgen选项) 这意味着设备卡在启动序列中。 有关详细信息,请参阅AR#24024:http://www.xilinx.com/support/answers/24024.htm 我想知道你连接到DONE引脚的是什么? 我的猜测是你把它拉低了。 有关更多信息,我建议你看看ug332 pg:36和66.如果你能看到pg:66中的数字298你可以看到Done引脚连接到330欧姆上拉电阻我们 通常建议。还有一件事要检查一下你所拥有的是什么,以及你选择了什么。 我建议你的另一件事是你可以尝试提供一些TCK周期,你可以在影响中做到这一点(转到“调试” - >“启用调试链”) 谢谢, 普拉香特。 以上来自于谷歌翻译 以下为原文 Hi Syoon, I hope you should be using ISE10.1.02i??? If not try to use the latest version of service pack. It looks like the device is been stuck at the start up sequence since: Status of status of GTS_CFG_B: 0Status of GWE: 0 (this signal is released at the end of the start-up (depending on your bitgen options) This means that the device is been stuck in the start-up sequence. For more information, you can refer to AR #24024: http://www.xilinx.com/support/answers/24024.htm I would like to know what you have connected to DONE pin? My guess here is you are pulling it low. For more information I would recommend you to have a look at ug332 pg: 36 and 66. If you could see the figure in pg: 66 of 298 you could see that the Done pin is been connected to 330 ohm pull-up resistor which we usually recommend. One more thing to check is your bitgen options that you have got and what is that you have selected. Another thing I would recommend you is you can try is to provide a few more TCK cycles which you can do that in impact (go to "Debug" --> "Enable Debug Chain") Thanks, Prashanth. |
|
|
|
只有小组成员才能发言,加入小组>>
2423 浏览 7 评论
2824 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2465 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1193浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
590浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
452浏览 1评论
2006浏览 0评论
731浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-24 09:06 , Processed in 1.352261 second(s), Total 78, Slave 62 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号