完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好
在使用从SPI闪存或Xilinx平台闪存配置Spartan3A_DSP时,我想了解在启动和crc错误时默认的多引导映像加载是什么。 对于SPI闪存,我已阅读ug332(Spartan-3代配置用户指南) - 第14章:重新配置和MultiBoot。 在pg275上,它表示“初始配置映像始终位于地址0,无论配置模式如何”用于加电。 对于crc-error,它在pg289上声明“设置Reset_on_err:是比特流选项,使FPGA自动重新初始化,并在发生CRC错误时重试地址0的第一个配置。我是否正确地说这些语句是 仅适用于SPI和BPI闪存? 对于Xilinx Platform闪存,我已阅读ug161(Platform Flash PROM用户指南) - 第3章:XCFxxP设计修订版。 从pg35开始,它表示“FPGA能够在上电时从版本1进行配置,并监控任何故障的版本1配置尝试。如果发生故障,它将从已知良好的版本0启动FPGA重新配置。 “ 我是否正确地说这些陈述仅适用于Xilinx Platform闪存? 如果是这样,默认图像是如何设置的? 通过IMPACT编程的Xilinx Platform闪存中的内部设计修订寄存器,或者明确设置Xilinx Platform闪存的外部设计修订引脚? 希望很快能听到回复。 谢谢。 问候 以上来自于谷歌翻译 以下为原文 Hi I would like to find out what is the default multiboot image load during power-up and crc-error when using Spartan3A_DSP configurating from a SPI flash or Xilinx Platform flash. For SPI flash, I have read ug332 (Spartan-3 Generation Configuration User Guide) - Chapter 14: Reconfiguration and MultiBoot. On pg275, it stated that "The initial configuration image is always located at address 0, regardless of configuration mode" for power-up. For crc-error, it stated on pg289 that "Set the Reset_on_err:Yes bitstream option to cause the FPGA to automatically re-initialize and retry the first configuration at address 0 should a CRC error occur. Am I right to say that these statements are applicable for SPI and BPI flashes only? For Xilinx Platform flash, I have read ug161(Platform Flash PROM User Guide) - Chapter 3: XCFxxP Design Revisions. From pg35, it stated that " FPGA is able to configure from revision 1 at power-up and monitor the revision 1 configuration attempt for any failure. In the event of a failure, it then initiates an FPGA reconfiguration from the known-good revision 0." So am I right to say that these statements are applicable for Xilinx Platform flash only? If this is true, how is the default image set? By either internal design revision register in Xilinx Platform flash programmed by IMPACT or explictly setting the external design revision pins of Xilinx Platform flash? Hope to hear a reply soon. Thanks. Regards |
|
相关推荐
2个回答
|
|
对于从PLatform闪存进行Spartan-3A配置,将首先配置默认映像。
这可以通过内部修订位或外部REV_SEL引脚设置。 使能外部选择引脚(EN_EXT_SEL)确定是使用外部引脚还是内部位来选择设计修订版。 有关使用XCFxxP的多重引导,请参阅 - http://www.xilinx.com/support/documentation/application_notes/xapp483.pdf 如果在Spartan-3A上使用Multiboot,我强烈建议使用SPI或BPI flah。 这些是更常见的解决方案。 以上来自于谷歌翻译 以下为原文 For Spartan-3A configuring from a PLatform flash the default image will be configured first. This can be set by the internal revision bits OR the external REV_SEL pins. The Enable External Select pin (EN_EXT_SEL) determines if the external pins or internal bits are used to select the design revision. For Multiboot with the XCFxxP refer to - http://www.xilinx.com/support/documentation/application_notes/xapp483.pdf If using Multiboot with Spartan-3A I wouls strongly recommend using an SPI or BPI flah. These are more common solutions. |
|
|
|
嗨mcgovern
感谢您的答复。 我很高兴有人有回应。 目前,我正在探索Xilinx Platform Flash& amp; SPI Flash用于多重启动。 对于Platform Flash,我正密切关注xapp483中所述的推荐设计。 但是,我对使用Platform Flash有一些疑问。 它们如下: 1)我应该将fpga配置为Master还是Slave? 应用笔记似乎将CCLK从fpga引入Platform Flash。 然而,与此同时,它将CSI_B& RDWR_B用于从并行。 2)要从Platform Flash接收用户标记(例如0x99),是否需要使用CCLK为第一个数据输出时钟? 3)当使用Platform Flash多重引导时,是否可以在每次有图像1的配置时加载默认图像(例如图像1)但是只要有图像1的配置就重新加载另一个图像(例如图像2)?如果没有,可以 我是用SPI Flash做的吗? 希望早日收到你的消息。 谢谢。 以上来自于谷歌翻译 以下为原文 Hi mcgovern Thank you for your response. I am so glad that someone had responses. Currently, I am exploring with both Xilinx Platform Flash & SPI Flash for multiboot. For Platform Flash, I am following closely the recommended design stated in xapp483. However, I have some doubts on using Platform Flash. They are as follows: 1) Should I configure the fpga as Master or Slave? The application notes seems to draw the CCLK from the fpga to the Platform Flash. However, at the same time, it grounded CSI_B & RDWR_B which is used for Slave Parallel. 2) To receive the user mark (e.g 0x99) from the Platform Flash, do I need to use CCLK to clock the first data out? 3) When using Platform Flash for multibooting, is it possible that I load a default image (e.g. image 1) whenever there is a powerup but reload another image (e..g image 2) whenever there is a configuration of image 1? If not, can I do it with SPI Flash? Hope to hear from you soon. Thanks. |
|
|
|
只有小组成员才能发言,加入小组>>
2370 浏览 7 评论
2786 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2255 浏览 9 评论
3330 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2420 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
743浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
531浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
345浏览 1评论
748浏览 0评论
1949浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-15 04:18 , Processed in 1.265276 second(s), Total 81, Slave 64 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号