完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
我一直在跟随一个程序,让我们的老师加载新的Vivado以支持新的FPGA芯片。
其他人都取得了成功。 我已经在我的Windows 10 64位计算机上加载了Vivado 2017.4,它在我的桌面上有一个图标,我可以成功打开它以启动一个新项目。 当我下载vivado 2017.4更新1并双解压缩并运行安装程序时,它会返回一条消息:“没有有效的Xilinx安装,可以应用此更新。”。 我已卸载软件并多次重新加载软件,每次更新都会到达同一地点。 我需要更新,因为它适用于我们的新FPGA芯片,其他教师已经加载了这个并且在使用新工具方面取得了成功。 任何帮助,将不胜感激。 以上来自于谷歌翻译 以下为原文 I have been following a procedure put together for our teachers to load the new Vivado to support a new FPGA chip. Others have been successful. I have loaded the Vivado 2017.4 on my Windows 10 64 bit machine and it has an icon on my desktop and I can open it successfully to start a new project. When I download vivado 2017.4 update 1 and double unzip it and run the setup exec it comes back with a message : "There is no valid Xilinx installation that this Update can be applied to. " . I have unloaded software and reloaded software numerous times and come to the same spot each time with the update. I need the update because it works with our new FPGA chip, other teachers have loaded this and are succesful in using the new tool. ANy help would be appreciated. |
|
相关推荐
3个回答
|
|
谢谢回复。
我确实发现了我的问题。 要安装Vivado 2017.4,您需要使用Xilinx帐户登录。 所以我做了,我完成了整个下载和安装。 我犯了错误的步骤并没有重新下载用户身份验证下载部分中的用户名和密码。 如果你跳过这个,它将允许下载和安装比你需要的更少的软件。 它看起来也像2017.4安装。 因此,当您尝试运行更新1时,它会查找某些软件,甚至可能超过上一篇文章中的内容,因此它会输出消息.....无效的Xilinx安装....... 因此,一旦我完成了Vivado 201.4下载和安装并输入了用户身份验证,那么所有内容都适用于Update 1。 问题解决了。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Thanks for the reply. I did find my problem. To install Vivado 2017.4 it requires you to sign in with your Xilinx account. So I did and I went through the whole download and install. The step where I made a mistake was not renetering my user name and password in the section of the download for User Authentication. If you skip this it will allow download and install of less software than what you need. It also looks like 2017.4 is installed. So when you try to run update 1 it looks for certain software and maybe more than what is in the previous post, so it outputs the message .....no valid Xilinx installation...... . So once I did the Vivado 201.4 download and install and entered the User Authentication everything then worked for the Update 1. Problem solved. View solution in original post |
|
|
|
请参阅:https://www.xilinx.com/support/answers/63720.html
它是为Vivado 2014.4编写的,但2017.4更新的所有内容都是相同的,但图像构建编号除外......当然还有版本号。 2017.4图像构建编号将类似于2017.4_1213_1。 如果您有任何疑问,您应该能够将您拥有的内容与可以获得安装更新的其他用户进行比较。 以上来自于谷歌翻译 以下为原文 See: https://www.xilinx.com/support/answers/63720.html It was written for Vivado 2014.4 but everything will be the same for the 2017.4 update with the exception of the image build number ... and the version number of course. The 2017.4 image build number is going to be something like 2017.4_1213_1. If you have questions, you should be able to just compare what you have with another user there who can get the update to install. |
|
|
|
谢谢回复。
我确实发现了我的问题。 要安装Vivado 2017.4,您需要使用Xilinx帐户登录。 所以我做了,我完成了整个下载和安装。 我犯了错误的步骤并没有重新下载用户身份验证下载部分中的用户名和密码。 如果你跳过这个,它将允许下载和安装比你需要的更少的软件。 它看起来也像2017.4安装。 因此,当您尝试运行更新1时,它会查找某些软件,甚至可能超过上一篇文章中的内容,因此它会输出消息.....无效的Xilinx安装....... 因此,一旦我完成了Vivado 201.4下载和安装并输入了用户身份验证,那么所有内容都适用于Update 1。 问题解决了。 以上来自于谷歌翻译 以下为原文 Thanks for the reply. I did find my problem. To install Vivado 2017.4 it requires you to sign in with your Xilinx account. So I did and I went through the whole download and install. The step where I made a mistake was not renetering my user name and password in the section of the download for User Authentication. If you skip this it will allow download and install of less software than what you need. It also looks like 2017.4 is installed. So when you try to run update 1 it looks for certain software and maybe more than what is in the previous post, so it outputs the message .....no valid Xilinx installation...... . So once I did the Vivado 201.4 download and install and entered the User Authentication everything then worked for the Update 1. Problem solved. |
|
|
|
只有小组成员才能发言,加入小组>>
2379 浏览 7 评论
2794 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2261 浏览 9 评论
3335 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2427 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
755浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
543浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
364浏览 1评论
1960浏览 0评论
681浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-22 07:10 , Processed in 1.118032 second(s), Total 83, Slave 66 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号