完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
我正在开发包含大量Xilinx IP模块的大型项目,我注意到如果我尝试更新一块,它将重置我在块上配置的设置。
即 一个Fifo将没有我最初为它设置的相同选项或大小。 有没有一种安全的方法来更新Xilinx组件,这样我就不必浪费时间了? 过度查看可能导致调试时间大幅下降的事情的可能性很大。 我正在使用Xilinx Vivado。 我目前的设计是在2015.3(部分已经在2015年4),我想迁移到2016.2。 有安全的方法吗? 我希望Xilinx已经解决了这个问题。 谢谢你的时间! 以上来自于谷歌翻译 以下为原文 I'm working on large project with a lot of Xilinx IP blocks and I've noticed that if I try to update a piece, it will reset the settings that I have configured on the block. I.e. a Fifo will not have the same options or size that I originally set for it. Is there a safe way to update the Xilinx components so that I don't have to waste time? The possibility of over looking something that could cause a huge set back in debugging time is troublesome. I'm using Xilinx Vivado. My current design is in 2015.3 (some parts are already in 2015.4) and I want to migrate to 2016.2. Is there a safe way to do this? I would hope that Xilinx has this all figured out already. Thanks for the time! |
|
相关推荐
6个回答
|
|
@cpagravel,
是的,如果IP的升级日志中没有警告消息,那么您可以确信设计将在升级之前执行预期。 问候, 赛义德 -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 @cpagravel, Yes, if there are no warning messages in the upgrade log of the IP then you can be confident that the design will perform as it was intended before the upgrade. Regards, Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------View solution in original post |
|
|
|
它通常在将核心配置更改为默认设置时发出警告。
在某些IP中存在依赖设置。 表示选择某些设置时将自动重置。 我建议在设计更新之前进行备份。 也请查看迁移指南 http://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_1/ug911-vivado-migration.pdf 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 its usually give the warning when changing the core configuration to default settings . In some IPs there are dependent setting . Means when you select certain settings will reset automatically . I would recommend to take a backup before design update. Check the migration guide as well http://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_1/ug911-vivado-migration.pdf Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
你好@ cpagravel
您是否也在更换FPGA器件? 您可以检查IP升级日志以查看升级是否成功。 该文件位于项目目录中。 如果新旧版本的Vivado之间存在IP差异,并且如果该工具无法正确升级IP,则会发出警告消息以提醒用户。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi @cpagravel Are you changing the FPGA device too? You can check the IP upgrade log to see if the upgrade is successful or not. This file is located in project directory. Incase if there are some IP differences between old and new versions of Vivado and if the tool was not able to upgrade the IP properly there will be warning messages issued to alert the user. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
该设备保持不变。
我担心更新会更改我在IP块上设置的更改,或者IP中的更改可能会更改行为并导致问题。 我可以假设我只需要注意Vivado给我的警告吗? 即 如果没有警告,我可以确信设计将在升级之前按预期执行。 以上来自于谷歌翻译 以下为原文 The device is staying the same. I am worried about the update changing the settings I've put on the IP block, or changes in the IP that might change the behavior and cause issues. Can I assume that I only need to pay attention to warnings given to me by Vivado? I.e. if there's no warning, I can be confident that the design will perform as it was intended before the upgrade. |
|
|
|
@cpagravel,
是的,如果IP的升级日志中没有警告消息,那么您可以确信设计将在升级之前执行预期。 问候, 赛义德 -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @cpagravel, Yes, if there are no warning messages in the upgrade log of the IP then you can be confident that the design will perform as it was intended before the upgrade. Regards, Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
@cpagravel,
如果提供的建议有用,请通过将帖子标记为“接受为解决方案”来关闭此主题 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @cpagravel, If the suggestion provided was helpful then please close this thread by marking the post as "Accept as solution" --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2384 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2264 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2431 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
758浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
547浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
369浏览 1评论
1965浏览 0评论
684浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-25 12:03 , Processed in 1.404313 second(s), Total 89, Slave 72 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号