完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好,
我有一个NGC文件添加到我的项目中。 它工作正常,直到我的电脑进行了Windows更新,似乎还有关于vivado的更新内容。 现在,对于一个使用完整实现而没有错误的项目,我得到了这个ngc文件的实现时的opt_design错误。 在这里,我附上了错误和设计的屏幕截图。 如果你帮我解决这个问题,我将不胜感激。 谢谢, 以上来自于谷歌翻译 以下为原文 Hi there, I have an NGC file added to my project . It was working fine till my computer did a windows update and it seems like something also has been updated about vivado. Now for a project that used go through the whole implementation with no error, I get opt_design error for this ngc file when it gets to implementation. Here, I've attached screen shot of the error and design. I would appreciate if you help me out with this issue. Thanks, |
|
相关推荐
10个回答
|
|
你好@ ameneh_mousavi。
我会尝试创建一个PlanAhead网表项目,添加.ngc,打开综合,并用write_edif“write_edif ./clock_gen_vbw_2.edf”写出EDIF。 在使用.edf替换.ngc之后,这看起来与给定的设计一起使用。 -------------------------------------------------- -----------------------不要忘记回答,kudo,并接受为解决方案.------------- -------------------------------------------------- ---------- 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi @ameneh_mousavi. I would try creating a PlanAhead netlist project, adding the .ngc, opening synthesis, and writing out an EDIF with write_edif "write_edif ./clock_gen_vbw_2.edf". This looked to work with the given design after replacing the .ngc with the .edf. ------------------------------------------------------------------------- Don’t forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- View solution in original post |
|
|
|
Hi@ameneh_mousavi。日志是否可以附加?
这可能会显示错误的原因。 我会确定以下内容: Vivado可以找到NGC.NGC不包含嵌套网表。端口与实例化匹配。 命令“netgen -ofmt verilog clock_gen_vbw,ngc”将为您提供网表端口.NGC中模块的命名在语法和大小写中匹配。 -------------------------------------------------- -----------------------不要忘记回答,kudo,并接受为解决方案.------------- -------------------------------------------------- ---------- 以上来自于谷歌翻译 以下为原文 Hi @ameneh_mousavi. Is the log available to attach? This might show what the cause of the error is. I would make sure of the following:
------------------------------------------------------------------------- Don’t forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- |
|
|
|
嗨,
谢谢回复。 我附上了日志。 我不认为这些是问题,因为项目工作正常,我在更新之前运行了几次,并且在更新之后它恰好出错了。 我有另一个项目,使用相同的NGC文件,它之前很好,今天我试图重新运行它(没有改变任何东西),看看这个也给我错误,它确实。 同样的错误。 log.txt 33 KB 以上来自于谷歌翻译 以下为原文 Hi, Thanks for the reply. I've attached the log. I don't think these are the problem because the project was working fine and I ran it several times before the update and after the update it happens to error out. I have another project that uses the same NGC file and it was fine before and today I tried to just rerun it (without changing anything) to see if this one also gives me error and it did. The same error. log.txt 33 KB |
|
|
|
嗨@ ameneh_mousavi,
您是否使用最新更新升级了Windows 10并面临此错误或什么? 确保您使用此AR中提到的Vivado 2016.3支持的操作系统。 https://www.xilinx.com/support/answers/54242.html >>我在更新之前运行了几次,在更新之后它发生了错误。 正如您所说,如果您不使用支持的操作系统,它可能会陷入未知问题。 问候, hemangd 以上来自于谷歌翻译 以下为原文 Hi @ameneh_mousavi, Have you upgraded your windows 10 with latest updates and facing this error or what? Make sure you are using the supported OS for Vivado 2016.3 as mentioned in this AR. https://www.xilinx.com/support/answers/54242.html >>I ran it several times before the update and after the update it happens to error out. As you said, if you are not using supported OS, it may stuck in an unknown issue. Regards, hemangd |
|
|
|
操作系统没问题,因为我没有改变操作系统。
它是Windows 10 64位。 更新是Windows 10自动更新,它自动重启。 这是我的工作PC,并且Windows设置为每月午夜进行一次自动更新并重新启动。 所以,是的,当这个自动更新发生时,与我的vivado工作正常的同一个项目开始出错。 Ameneh 以上来自于谷歌翻译 以下为原文 The OS is ok, because I didn't changed my OS. It is windows 10 64 bit. The update was automatic update that windows 10 does and it restarts by itself. This is my work PC, and the windows is set to do automatic update once a month at midnight and restart. So yes, when this automatic update happened, the same project that was working fine with my vivado, started to error out. Ameneh |
|
|
|
你好@ ameneh_mousavi。
设计可以附加吗? 查看日志时发现的唯一附加因素是具有约束“set_output_delay:No valid object”的错误,但这不应影响黑盒问题。 我可以设置码头到码头文件传输,如果这将有所帮助。 以上来自于谷歌翻译 以下为原文 Hi @ameneh_mousavi. Can the design be attached? The only additional thing found when looking at the log were errors with constraints "set_output_delay:No valid object", but this should not affect the black box issue. I can set up a pier to pier file transfer if that would help. |
|
|
|
我不能在这里附上它,但是我可以尝试制作一个设计的修改版本,它仍然存在我面临的问题并将其发送给您。
以上来自于谷歌翻译 以下为原文 I can't attach it here, but I can try to make a modified version of the design which still has the problem I am facing and send that to you. |
|
|
|
附上,请找到我制作的具有相同问题的示例项目,并使用我遇到问题的相同NGC文件。
如果你能打开并运行它,请告诉我。 我正在使用vivado 2016.3 谢谢, Ameneh sample_project.zip 3818 KB 以上来自于谷歌翻译 以下为原文 Attached, please find a sample project that I have made which has the same problem and is using the same NGC file I have problem with. Please let me know if you could open and run it. I am using vivado 2016.3 Thanks, Ameneh sample_project.zip 3818 KB |
|
|
|
嗨@ ameneh_mousavi,
这似乎是机器特定的问题。 我在Vivado 2016.3上检查了你的项目,并在opt_design阶段看到了同样的黑色错误。 我发现有一个与ngc2edif相关的严重警告说这个命令不成功。 (如下所示。)当我试图在项目目录中找到edif文件时,我没有找到任何文件。 这意味着ngc2edif命令失败。 然后我在我的最后进行了再合成,我没有发现任何与ngc2edif相关的严重警告以及实施过程。 并且edif文件也在synth目录中生成。 这就是为什么它似乎是机器特定的问题。 1.您使用的是哪个版本(提供版本号)的Windows 10? 是32位还是64位? 问候, hemangd 以上来自于谷歌翻译 以下为原文 Hi @ameneh_mousavi, This seems a machine specific issue. I have checked your project on Vivado 2016.3 and saw the same black error in opt_design phase. And i found that there is one critical warning related to ngc2edif saying that this command is not successful. (As shown below.) And when i tried to find the edif file in the project directory i did not find any. Which means ngc2edif command has failed. Then i did the resynthesis at my end and i did not find any critical warnings related to ngc2edif and also implementation passes. And edif file was also generated in synth directory. That's why it seems a machine specific issue. 1. Which version (provide version number) of windows 10 are you using? Is it 32 bit or 64 bit? Regards, hemangd |
|
|
|
嗨,
谢谢,让我尝试另一台电脑,看看我的电脑是否也能正常工作。 这台PC有windows 10 pro 64位。 以上来自于谷歌翻译 以下为原文 Hi, Thanks, let me try another PC to see if mine will work too. This PC has windows 10 pro 64 bit. |
|
|
|
只有小组成员才能发言,加入小组>>
2379 浏览 7 评论
2794 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2261 浏览 9 评论
3335 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2427 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
754浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
543浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
364浏览 1评论
1960浏览 0评论
681浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-21 22:17 , Processed in 1.440445 second(s), Total 95, Slave 78 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号