[问答]

IBUF驾驶BUFMR放置警告

1852 时钟

问答对人有帮助，内容完整，我也想知道答案 0 你好，我买了一块使用ADS42lb69芯片的评估板（FMC164），所提供的示例设计是使用ISE制作的，尚未更新。此示例导致实现警告，让我尝试首先描述时钟路径：采样频率为250 MHz ADC提供500 MHz时钟，时序为QDR 250MHz，您可以将其视为500 MHzDDR 他们使用BUFMR对象将此时钟除以2 ISerdes使用快速块和分频时钟分频时钟将是数据时钟这就是他们处理和分割这个时钟所做的事情： ibufds_inst：ibufds - 接收LVDS 500 MHz时钟通用地图（ DIFF_TERM =>正， IOSTANDARD =>“LVDS_25” ）港口地图（ i => adc_clk_p， ib => adc_clk_n， o => adc_clk_pn_in ）; bufmr_inst：bufmr 港口地图（ i => adc_clk_pn_in， o => adc_clk_pn_in_bfmr ）; bufio_inst：bufio 港口地图（ i => adc_clk_pn_in_bfmr， o => adc_clk_pn ）; adc_clk_pn_inv（iinst）“7SERIES”， BUFR_DIVIDE =>“2” ）港口地图（ clr =>'0'， ce =>'1'， i => adc_clk_pn_in_bfmr， o => adc_clk_pn_div ）; Iserdes稍后将使用快速（500 MHz）时钟，快速（500 MHz）反相时钟，分频（250 MHz）时钟。实施提供以下警告： [放置30-809] IBUF实例/clk_receiver_gen[0].ibufds_inst驱动BUFMR实例/clk_receiver_gen[0].bufmr_inst。这需要将IBUF实例放置在支持多区域时钟（MRCC）的IO站点上，但IBUF锁定到站点IOB_X0Y178，该站点是单区域时钟能力（SRCC）IO站点。可用于同一IO库的可用MRCC IO站点如下： IOB_X0Y174 IOB_X0Y176 如果需要使用SRCC IO站点，则用户可以在连接IBUF和BUFMR负载的网络（/ lvds_clk_rx / adc_clk_pn_in_0）上应用CLOCK_DEDICATED_ROUTE = FALSE约束以绕过此警告。我真的不明白这个警告。使用的当前站点是IOB_X0Y178（由工具设置）。我的理解是这样的网站布局与公司提供的I / O位置有关，并且在他们制造这个电路板时设置。这是他们在设计FMC连接时发生的某种错误吗？如果这是真的，那么我们无能为力，我们能否合理地应用警告中提到的约束来在将来的实现中忽略这个“错误”？谢谢 G.W.，NIST - 时间频率计量以上来自于谷歌翻译以下为原文 hello, I bought an evaluation board (FMC164) that uses the ADS42lb69 chip, and the provided example design was made using ISE and has not been updated. This example leads to an implementation warning, let me try to describe the clock path first: the sampling frequency is 250 MHz the ADC provides a 500 MHz clock, the timing scheme is QDR 250MHz, you can think of it as 500 MHz DDR they used a BUFMR object to divide this clock by 2 the ISerdes uses both the fast block and the divided clock the divided clock will be the data clock This is what they did to handle and divide this clock: ibufds_inst: ibufds -- Receives LVDS 500 MHz clockgeneric map ( DIFF_TERM => TRUE, IOSTANDARD => "LVDS_25") port map ( i => adc_clk_p, ib => adc_clk_n, o => adc_clk_pn_in);bufmr_inst: bufmrport map ( i => adc_clk_pn_in, o => adc_clk_pn_in_bfmr);bufio_inst: bufioport map ( i => adc_clk_pn_in_bfmr, o => adc_clk_pn);adc_clk_pn_inv(iinst) <= not(adc_clk_pn(iinst));bufr_inst: bufrgeneric map ( SIM_DEVICE => "7SERIES", BUFR_DIVIDE => "2") port map ( clr => '0', ce => '1', i => adc_clk_pn_in_bfmr, o => adc_clk_pn_div);the Iserdes will later use both the fast (500 MHz) clock, the fast (500 MHz) inverted clock, the divided (250MHz) clock. Implementation gives the following warning: [Place 30-809] IBUF instance /clk_receiver_gen[0].ibufds_inst drives BUFMR instance /clk_receiver_gen[0].bufmr_inst. This requires the IBUF instance to be placed on a multi-region clock capable (MRCC) IO site, but the IBUF is locked to site IOB_X0Y178 which is a single-region clock capable (SRCC) IO site. The available MRCC IO sites available for use in the same IO bank are the following:IOB_X0Y174IOB_X0Y176If there is a requirement to use an SRCC IO site, the user can apply the CLOCK_DEDICATED_ROUTE=FALSE constraint on the net (/lvds_clk_rx/adc_clk_pn_in_0) connecting the IBUF and the BUFMR load to bypass this warning.I don't really understand this warning. The current site being used is IOB_X0Y178 (which is set by the tool). My understanding is site placement like these are tied to the I/O placement provided the company and set at the time they manufactured this board. Is this some kind of error they made at the time they designed their FMC connection? If this is true, there's not much we can do, can we reasonable apply the constraint mentioned in the warning to ignore this "error" in future implementations? thank you G.W., NIST - Time Frequency metrology 0
2018-11-6 11:43:11　　评论淘帖0 邀请回答您可以邀请以下用户，快速回答问题 × asd008 该类别下有 32 个回答。邀请回答 aaaa321 该类别下有 27 个回答。邀请回答 doublelove 该类别下有 26 个回答。邀请回答 vynywrwr 该类别下有 21 个回答。邀请回答 hgjhgd 该类别下有 19 个回答。邀请回答 Jaionm 该类别下有 18 个回答。邀请回答 bwerwer 该类别下有 18 个回答。邀请回答 hanyan533 该类别下有 18 个回答。邀请回答 handsomelchcpp 该类别下有 17 个回答。邀请回答 wang2222222 该类别下有 17 个回答。邀请回答 binro 该类别下有 16 个回答。邀请回答 ningee 该类别下有 16 个回答。邀请回答 myf888 该类别下有 15 个回答。邀请回答 wznnzw 该类别下有 15 个回答。邀请回答 zcy615 该类别下有 14 个回答。邀请回答 wanglinhua2627 该类别下有 14 个回答。邀请回答 guotong1984 该类别下有 14 个回答。邀请回答 yhxc 该类别下有 14 个回答。邀请回答 armortech 该类别下有 14 个回答。邀请回答 60user25 该类别下有 14 个回答。邀请回答举报罗宗保相关推荐 • 请问如何锁定与支持时钟的IO引脚相关的ibufg和bufg？ 2571 • 请问FPGAXCKU085FLVA1517-2-e的哪个引脚连接到系统时钟？ 2452 • 如何使用BUFMR？ 6249 • Vivado：由IBUF推动的IBUFDS_GTE2？ 22718 • 单端信号不能具有LVDS属性是真的吗？ 1248 • 关于Kintex中MMCM的时钟和反馈输出的不同BUFFERS的警告 4717 • Vivado无法创建IBUF_LOW_PWR的原因？ 5453 • 使用Tri Mode以太网MAC IP实现Vivado 2013.4发生严重警告 6895 • 请问mig 7实现错误的解决办法？ 4455 • 如何利用摄像监控系统扩大驾驶员的视野？ 1484 1个回答

答案对人有帮助，有参考价值 0 @guillaumebres，你有可能分享这个项目吗？如果是，那么我可以发送ftp链接。 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案如果提供的信息有用，请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译以下为原文 @guillaumebres, Is it possible for you to share the project? If yes, then I can send you the ftp link. --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------

2018-11-6 11:52:33 评论举报赵雪培