完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
亲爱的大家,
当我在Vivado中寻找我喜欢的解决方案时,我的设计中存在组合环的问题,目标是设计环形振荡器。 任何人都可以通过以下命令让我知道我应该在我的xdc文件中添加什么才能使它运行? [get_nets] ?? [get_pins] ?? [get_ports] ?? 等等? 我做了所有的试验,但它不起作用!!非常感谢你, set_property ALLOW_COMBINATORIAL_LOOPS TRUE ...... ??? 以上来自于谷歌翻译 以下为原文 Dear all, While I was searching for a solution that I have like this in Vivado, I have a problem of the combinatorial loop in my design targeting design of a ring oscillator. Can anyone please let me know in the following command what should I add in my xdc file to make it run?? [get_nets] ?? [get_pins] ?? [get_ports] ?? or etc. ?? I did all trials but it does not work !! Thank you so much, set_property ALLOW_COMBINATORIAL_LOOPS TRUE ...??? |
|
相关推荐
2个回答
|
|
亲爱的大家,
在这篇文章中没有人回答我的问题,但最终,我通过大量试验找到了答案。 我在这里为未来的设计师提出正确的答案,以节省他们的时间,而不是花时间找到解决方案:)) 这是必须设置的正确set_property。 后两个命令也是必需的,以便通过DRC,实现和最后的比特流生成。 附: :这个属性的Tcl脚本文档中没有明确提到!! set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells]] set_property SEVERITY {警告} [get_drc_checks LUTLP-1] set_property SEVERITY {警告} [get_drc_checks NSTD-1] 这将解决问题,并将非常好!:))享受! 希望它对所有人都有用。 问候, 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Dear all, Nobody answered my question in this post, but eventually, I found my answer by lots of trials. I put the correct answer here for future designers facing this problem in order to SAVE their time and NOT to spend a time to find the solution :)) Here is the correct set_property that must be set. The two latter commands are also REQUIRED in order to pass DRC, Implementation and finally bitstream generation. P.S. : There is nothing clearly mentioned in the Documentation for Tcl scripting for this property !! set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells This will SOLVE the problem and will work very nice ! :)) Enjoy ! Hope it could be useful for all. Regards, View solution in original post |
|
|
|
亲爱的大家,
在这篇文章中没有人回答我的问题,但最终,我通过大量试验找到了答案。 我在这里为未来的设计师提出正确的答案,以节省他们的时间,而不是花时间找到解决方案:)) 这是必须设置的正确set_property。 后两个命令也是必需的,以便通过DRC,实现和最后的比特流生成。 附: :这个属性的Tcl脚本文档中没有明确提到!! set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells]] set_property SEVERITY {警告} [get_drc_checks LUTLP-1] set_property SEVERITY {警告} [get_drc_checks NSTD-1] 这将解决问题,并将非常好!:))享受! 希望它对所有人都有用。 问候, 以上来自于谷歌翻译 以下为原文 Dear all, Nobody answered my question in this post, but eventually, I found my answer by lots of trials. I put the correct answer here for future designers facing this problem in order to SAVE their time and NOT to spend a time to find the solution :)) Here is the correct set_property that must be set. The two latter commands are also REQUIRED in order to pass DRC, Implementation and finally bitstream generation. P.S. : There is nothing clearly mentioned in the Documentation for Tcl scripting for this property !! set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets -of_objects [get_cells This will SOLVE the problem and will work very nice ! :)) Enjoy ! Hope it could be useful for all. Regards, |
|
|
|
只有小组成员才能发言,加入小组>>
2385 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2264 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2433 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
759浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
548浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
371浏览 1评论
1966浏览 0评论
685浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-26 05:40 , Processed in 1.191642 second(s), Total 51, Slave 44 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号