完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
大家好,
这对我来说是新的,它只在OOC合成设计的地点/路线运行期间发生,并且仅在新的Vivado 2014.3上发生。 它总是必须像这样吗? 2014.3中的开关/设置是否有变化? [选项31-38] IBUFDS_GTE2 $ our_hierarchy / inst / v7_sgmii.inst_gig_eth_pcs_pma_v11_5_example_design / ibufds_gtrefclk I引脚直接连接到顶级端口。 必须在端口和IBUFDS_GTE2之间插入IBUF ... 谢谢 弗拉德 弗拉迪斯拉夫·穆拉文 以上来自于谷歌翻译 以下为原文 Hi All, This is new to me, and it is happening only during place/route runs of the OOC synthesized designs, and only on the new Vivado 2014.3. Does it always have to be like this? Is there a switch/setting in the 2014.3 that got changed? [Opt 31-38] IBUFDS_GTE2 $our_hierarchy/inst/v7_sgmii.inst_gig_eth_pcs_pma_v11_5_example_design/ibufds_gtrefclk I pin is connected directly to a top-level port. An IBUF must be inserted in between the port and the IBUFDS_GTE2... Thanks Vlad Vladislav Muravin |
|
相关推荐
4个回答
|
|
嗨,因为错误说需要在ibufds_gte2的输入上实例化IBUF。
你有任何像buffer_type这样的限制阻止这个缓冲区的插入吗?谢谢,Deepika。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi, As the error says an IBUF needs to be instantiated on inputs of ibufds_gte2. Do you have any constraints like buffer_type which are preventing this buffer insertion? Thanks, Deepika.Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
不,就缓冲类型而言,我对任何引脚都没有任何约束。
有些引脚需要通过XDC设置参数。 手动添加IBUF就可以了,我只是觉得这是新的东西。 BR 弗拉德 弗拉迪斯拉夫·穆拉文 以上来自于谷歌翻译 以下为原文 No, I don't have any constraints at all on any pin as far as the buffer type is concerned. Some pins that do require that have their parameters set thru the XDC. Manual addition of the IBUF does the trick, I just thought this is something new. BR Vlad Vladislav Muravin |
|
|
|
弗拉德,
当在焊盘和IBUFDS_GTE2实例之间没有插入IBUF时,也会在早期版本的工具中发出此错误。 如果你没有任何限制阻止IO缓冲区插入并仍然看到问题,那么请分享测试用例,以便我们可以进一步检查。 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi Vlad, This error was issued in earlier versions of tool too when there was no IBUF inserted between pads and IBUFDS_GTE2 instance. If you dont have any constraints which prevents the IO buffer insertion and still seeing the issue then please share the test case so that we can check this further. Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
嗨,迪迪卡,不,我们对此没有任何限制。
案例是使用XPS 14.7生成的以太网千兆MAC,我们只使用Coregen。 我可以共享生成的文件但不能共享我们的以太网模块.BRVlad 弗拉迪斯拉夫·穆拉文 以上来自于谷歌翻译 以下为原文 Hi Deepika, No, we don't have any constraints on this. The case is the Ethernet Gigabit MAC that was generated with XPS 14.7, we are cimply using the Coregen. I can share the generated files but cannot share our Ethernet module. BR VladVladislav Muravin |
|
|
|
只有小组成员才能发言,加入小组>>
2384 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2264 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2431 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
757浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
547浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
369浏览 1评论
1965浏览 0评论
684浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-25 03:09 , Processed in 1.677759 second(s), Total 55, Slave 48 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号