完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
UG615说:“LUT5,LUT5_L和LUT5_D的功能相同...... LUT5_L指定来自LUT5的唯一连接在切片或CLB内”。
我在搞清楚LUT5_L的用例时遇到了一些困难。 它似乎具有与RLOC_RANGE相同的放置效果,该RLOC_RANGE约束LUT并且由它驱动的所有负载都在同一CLB内。 这就是LUT5_L的全部吗? 编写这种特殊类型的RLOC_RANGE的更方便的方法是什么? 显然,LUT5 / LUT5_L的区别会影响砂矿。 它也会影响路由器吗? 换句话说,它实际上是否阻止路由器使用CLB之外的路径? 我想你可以用LUT5_L做一件你不能用RLOC_RANGE做的事,但我不确定我是否正确解释了它。 以上来自于谷歌翻译 以下为原文 UG615 says: "the functionality of the LUT5, LUT5_L, and LUT5_D is the same ... the LUT5_L specifies that the only connections from the LUT5 is within a slice or CLB". I'm having a bit of a hard time figuring out the use case for LUT5_L. It seems to have the same placement effect as an RLOC_RANGE constraining the LUT and all loads driven by it to be within the same CLB. Is that all that LUT5_L is? A more convenient way of writing this particular kind of RLOC_RANGE? Clearly the LUT5/LUT5_L distinction affects the placer. Does it affect the router as well? In other words, does it actually prevent the router from using paths that go outside the CLB? I suppose that would be one thing you can do with LUT5_L that you can't do with RLOC_RANGE, but I'm not sure I've interpreted it correctly. |
|
相关推荐
5个回答
|
|
LUT5_L是一个打包约束,它告诉打包/放置工具将LUT及其负载打包在同一切片中。
这不是一个严格的约束,但被视为对包装工的暗示。 它通常由综合工具用于指导预期的包装行为。 RLOC约束的主要值是通过定义各种实例的相对偏移来约束跨越多个组件(切片或其他)的多个实例。 虽然它可以用于将多个实例约束到单个切片,但这是它的一小部分功能。 还有其他约束可用于执行相同的操作(BLKNM,LOC)。 RLOC约束是一个硬约束,这意味着如果无法遵守,您将收到包错误。 我不理解对RLOC_RANGE的引用,RLOC_RANGE是一个单独的约束,用于范围约束由RLOC约束产生的宏。 这些打包/放置限制都不会影响路由器行为,除了它们对打包和放置的明显影响。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 The LUT5_L is a packing constraint that tells the pack/place tools to pack the LUT and its loads in the same slice. This is not a hard constraint but is treated like a hint to the packer. It's usually used by synthesis tool to guide the intended packing behavior. The RLOC constraint's main value is to constrain multiple instances spanning multiple components (slice or otherwise) by defining relative offsets to various instances. While it can be used to constrain multiple instances to a single slice, that is a small subset of it capability. There are other constraints that can be used to do the same (BLKNM, LOC). The RLOC constraint is a hard constraint meaning that you will get a pack error if it can't be obeyed. I don't understand the references to RLOC_RANGE which is a separate constraint used to range constrain the macro that results from RLOC constraints. None of these pack/place constraints effect the router behavior other than their obvious effect on packing and placement. View solution in original post |
|
|
|
LUT5_L是一个打包约束,它告诉打包/放置工具将LUT及其负载打包在同一切片中。
这不是一个严格的约束,但被视为对包装工的暗示。 它通常由综合工具用于指导预期的包装行为。 RLOC约束的主要值是通过定义各种实例的相对偏移来约束跨越多个组件(切片或其他)的多个实例。 虽然它可以用于将多个实例约束到单个切片,但这是它的一小部分功能。 还有其他约束可用于执行相同的操作(BLKNM,LOC)。 RLOC约束是一个硬约束,这意味着如果无法遵守,您将收到包错误。 我不理解对RLOC_RANGE的引用,RLOC_RANGE是一个单独的约束,用于范围约束由RLOC约束产生的宏。 这些打包/放置限制都不会影响路由器行为,除了它们对打包和放置的明显影响。 以上来自于谷歌翻译 以下为原文 The LUT5_L is a packing constraint that tells the pack/place tools to pack the LUT and its loads in the same slice. This is not a hard constraint but is treated like a hint to the packer. It's usually used by synthesis tool to guide the intended packing behavior. The RLOC constraint's main value is to constrain multiple instances spanning multiple components (slice or otherwise) by defining relative offsets to various instances. While it can be used to constrain multiple instances to a single slice, that is a small subset of it capability. There are other constraints that can be used to do the same (BLKNM, LOC). The RLOC constraint is a hard constraint meaning that you will get a pack error if it can't be obeyed. I don't understand the references to RLOC_RANGE which is a separate constraint used to range constrain the macro that results from RLOC constraints. None of these pack/place constraints effect the router behavior other than their obvious effect on packing and placement. |
|
|
|
|
|
|
|
bwade写道:
我不理解对RLOC_RANGE的引用,RLOC_RANGE是一个单独的约束,用于范围约束由RLOC约束产生的宏。 对; 使用LOC(或RLOC加RLOC_ORIGIN),您必须指定一个切片。 我得到的是CLB在Spartan-6上是两片的事实,所以如果你想让这个两个切片中的任何一个可以自由选择这两个切片 - 而不是特别强制其中一个切片 - 你需要 RLOC加上RLOC_RANGE跨越两个切片而不是RLOC + RLOC_ORIGIN。 以上来自于谷歌翻译 以下为原文 bwade wrote:Right; with a LOC (or RLOC plus RLOC_ORIGIN) you have to specify a slice. What I was getting at was the fact that a CLB is two slices on Spartan-6 so if you want to leave the placer free to pick either of those two slices -- rather than force one of them in particular -- you'd need an RLOC plus an RLOC_RANGE spanning the two slices instead of a RLOC+RLOC_ORIGIN. |
|
|
|
我建议对任何类型的区域约束使用具有范围约束的区域组。
这些是更主流的约束,可能会接受更多的测试。 您还可以选择将区域组关闭到外部逻辑。 以上来自于谷歌翻译 以下为原文 I suggest using area groups with range constraints for any sort of area constraining. Those are more mainstream constraints that probably receive more testing. You also have the option of closing the area group to outside logic. |
|
|
|
只有小组成员才能发言,加入小组>>
2420 浏览 7 评论
2823 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2461 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1157浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
584浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
450浏览 1评论
2005浏览 0评论
729浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 02:36 , Processed in 1.673655 second(s), Total 86, Slave 69 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号