完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好,
我在FPGA(ISE14)中有一个部分重配置设计,它包含一个由coregen生成的BRAM存储器块。 在整个设计布线后,我需要能够改变这些存储器的内容。 我知道data2mem程序可以完成类似的任务。 但是为了使用data2mem,我需要知道哪个BLOCKRAM对应于整个存储器块中的哪个地址。 例如,当每行存储8位数时,我有6000行的内存,而coregen使用4个BlockRAM来实现这样的内存。 现在,在布局和布线之后,我有一个包含行数和要存储在内存中的数字的文件(可能是coe),我需要将这些值放入右侧blockram,而不再运行地点和路径。 有没有办法如何生成正确的bmm文件并将其与比特流连接? 谢谢你的每一个指针。 一月 以上来自于谷歌翻译 以下为原文 Hello, I have a Partial reconfiguration design in the FPGA (ISE14) that contain a block of BRAM memories generated by the coregen. I need to be able to change the content of these memories after the whole design is routed. I know that similar task can be accomplished by the data2mem program. But to use data2mem I need to know which address in which BLOCKRAM corresponds to which address in the whole block of memories. For example, I have memory that has 6000 lines when every line store 8bit number and coregen uses 4 BlockRAM to implement such memory. Now, after the place and route, I have the file containing the number of line and the number to be stored in the memory (may be in coe) and I need to place these values into right blockram without running the place and route again. Is there any way how to generate correct bmm file and connect it with the bitstream? Thanks you for every pointers. Jan |
|
相关推荐
2个回答
|
|
由于地址引脚通常被换掉以实现可路由性,因此RAM内容被加扰,这一点变得复杂。
我不知道有人这样成功。 以上来自于谷歌翻译 以下为原文 This is all complicated by the fact that the address pins usually get swapped around for routability and so the RAM contents are scrambled. I'm not aware of anyone doing this successfully. |
|
|
|
嗨,
实际上我认为XPS / SDK在生成比特流后允许你下载微博的程序时会有类似的想法。 我的意思是在XPS / SDK中,我可以生成包含一个或多个微光泽处理器的硬件设计,并为此设计生成比特流。 之后我可以将设计导出到SDK中并编写用于microblaze的程序(例如bootloader或简单的内存测试)然后我可以在FPGA中运行该程序而无需重新路由。 是否有可能采用XPS / SDK方法进行自己的设计? 谢谢 以上来自于谷歌翻译 以下为原文 Hi, Actually I was under the impression that the XPS/SDK does similar think when it allows you to download the program for the microblaze after the bitstream was generated. I mean that in the XPS/SDK, I can generate HW design containing one or more microblaze processors and generate bitstream for this design. After that I may export the design into the SDK and write the program for microblaze (for example bootloader, or simple memory test) and then I can run this program in the FPGA without the need for rerouting. Is there any possibility how to adopt the XPS/SDK approach to my own design? Thanks |
|
|
|
只有小组成员才能发言,加入小组>>
2378 浏览 7 评论
2793 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2260 浏览 9 评论
3334 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2426 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
753浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
540浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
363浏览 1评论
1957浏览 0评论
680浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-21 00:35 , Processed in 1.234099 second(s), Total 80, Slave 64 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号