完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨各自的成员,
我是这个环境中的新手,使用ise设计套件8.2.1i和virtex 4 lx60。我正在使用基于智能卡黑盒子的设计。 目前我正在尝试替换源文件 - 但保留实际的名称文件,以便不需要从顶层设计进行修改。 之前的源文件是使用较旧的.coe文件从核心生成器 - 单端口块内存构建的。 我替换了最新的.coe文件并重新生成它,并在项目导航器中的流程设计中添加.xco文件。 核心生成器和.coe文件中生成的所有文件都包含在项目文件夹中。 进程映射时出现问题。 错误发生如下: - 调用物理综合............................................... .................................................. .................................................. .................................................. .................................................. .................................................. .................................................. .................................................. .................................................. .................................................. .................................................. .............................................. FATAL_ERROR:Map:Portability / export / Port_Main.h:127:1.24.54.1 - 此应用程序发现了一个无法恢复的异常情况。 流程将终止。 处理“地图”失败 你能否告诉我这个错误的原因是什么,请告诉我删除错误的步骤? 请提前帮助和感谢。非常感谢所有的努力。 以上来自于谷歌翻译 以下为原文 Hi respective members, Im newbie in this environment using ise design suite 8.2.1i and virtex 4 lx60.Im working with a design based on smart card black box. Currently im trying to replace source file - but keeping the actual name file so that no modification need to do from the top design. The previous source file was built from core generator-single port block memory using older .coe file. Im replaced the latest .coe file and regenerate it and add the .xco file in the flow design in project navigator. All the generated file from core generator and .coe file are included in the project folder. the problem occured at process mapping. The error occured as below :- Invoking physical synthesis ... .................................................................................................................................................................................................... .................................................................................................................................................................................................... ...................................................................................................................................................................................................... FATAL_ERROR:Map:Portability/export/Port_Main.h:127:1.24.54.1 - This application has discovered an exceptional condition from which it cannot recover. Process will terminate. Process "Map" failed could you please tell me what the cause of this error and kindly please conduct me the step to remove the error occured? Kindly need your help and thanks in advance.Really appreciated all the efforts. |
|
相关推荐
5个回答
|
|
由于在物理综合期间发生崩溃,您可以通过在map,-logic_opt和-register_duplication期间关闭Physical Synthesis选项来避免崩溃。
在以后的版本中修复崩溃的可能性也很大。 所有设计都不需要物理综合选项,但某些设计确实受益于所涉及的后置处理再合成。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Since the crash is occurring during Physical Synthesis you can avoid it by turning off the Physical Synthesis options during map, -logic_opt and -register_duplication. There's also a good chance the crash is fixed in a later revision. The Physical Synthesis options are not needed for all designs but some designs do benefit from the post placement resynthesis involved. View solution in original post |
|
|
|
“使用ise设计套件8.2.1i”为什么?我怀疑很多其他人正在使用旧的工具。
------------------------------------------“如果它不起作用 模拟,它不会在板上工作。“ 以上来自于谷歌翻译 以下为原文 "using ise design suite 8.2.1i" Why? I doubt that many other people are using tools that old. ------------------------------------------ "If it don't work in simulation, it won't work on the board." |
|
|
|
由于在物理综合期间发生崩溃,您可以通过在map,-logic_opt和-register_duplication期间关闭Physical Synthesis选项来避免崩溃。
在以后的版本中修复崩溃的可能性也很大。 所有设计都不需要物理综合选项,但某些设计确实受益于所涉及的后置处理再合成。 以上来自于谷歌翻译 以下为原文 Since the crash is occurring during Physical Synthesis you can avoid it by turning off the Physical Synthesis options during map, -logic_opt and -register_duplication. There's also a good chance the crash is fixed in a later revision. The Physical Synthesis options are not needed for all designs but some designs do benefit from the post placement resynthesis involved. |
|
|
|
我不知道..只能在我们实验室使用所有可用的工具。
也许我们会为下一个项目更改最新版本。 以上来自于谷歌翻译 以下为原文 I dont know..just use all available tools in our laboratory. Maybe we will change for the latest version for our next project. |
|
|
|
亲爱的bwade,感谢您的信息。非常感谢。
已经关闭物理综合选项,编程文件成功生成。 再次感谢。 以上来自于谷歌翻译 以下为原文 Dear bwade, thanks for the info.really appreciated it. Already turn off the physical synthesis options, the programming file generated succesfully. thanks again. |
|
|
|
只有小组成员才能发言,加入小组>>
2388 浏览 7 评论
2803 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2270 浏览 9 评论
3338 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2438 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
765浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
549浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
379浏览 1评论
1972浏览 0评论
689浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-27 10:51 , Processed in 1.356562 second(s), Total 84, Slave 68 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号