完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,
我正在尝试使用Spartan3 5,000,000门设备。 使用Impact对其进行编程,使用XPS微填充设计创建的比特流加载它。 全部安装了10.1基础包的新副本。 首先,我对电路板进行编程Impact表示它已成功编程,并且FPGA上的“完成”位表示它已完成编程。 但是,电路板没有任何输出。 通常我会说这是我的错,而且microBlaze上的程序是错误的。 虽然情况可能仍然如此,但FPGA编程过程中的I / O引脚不会变高。 我理解的是FPGA被编程的指示器。 董事会不是我以前亲自使用过的,但跳线似乎处于正确的位置,我已经尝试过其他组合以获得良好的衡量标准。 我想知道是否有人之前听说过这个问题,并找到了解决方案。 提前致谢。 以上来自于谷歌翻译 以下为原文 Hi, I'm attempting to use a Spartan3 5,000,000 gate device. Programming it using Impact, which loads it with a bitstream created from a XPS microblaze design. All installed off of a new copy of the 10.1 foundation pack. Firstly, I program the board Impact says that it's programmed successfully and the 'done' bit on the FPGA says that it's finished programming. However, nothing is output from the board. Normally I'd say that this is my fault and that the program on the microBlaze is wrong. Though this may remain the case, the I/O pins on the FPGA aren't made high during the programming process. Which i am given to understand is an indicator of the FPGA being programmed. The board is not one I've personally used before but the jumpers appear to be in the right position, and I've tried them in other combinations for good measure. I was wondering if anyone had heard of this problem before and had found the solution to it. Thanks in advance. |
|
相关推荐
1个回答
|
|
1,将模式引脚设置为101作为JTAG,并检查是否有任何变化
2,检查状态寄存器,特别是检查GTS和GWE -------------------------------------------------- ----------------------------别忘了回复,给予kudo并接受为解决方案--------- -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 1, set the mode pins to 101 as JTAG and check to see if anything has changed 2, check the status registers, especially check GTS and GWE ------------------------------------------------------------------------------ Don't forget to reply, give kudo and accept as solution ------------------------------------------------------------------------------ |
|
|
|
只有小组成员才能发言,加入小组>>
2280 浏览 7 评论
2692 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2176 浏览 9 评论
3250 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2321 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
582浏览 1评论
1648浏览 1评论
145浏览 1评论
在使用xc5vsx95T时JTAG扫片不成功,测量TDO无信号输出
2298浏览 0评论
611浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-8-23 19:12 , Processed in 1.155737 second(s), Total 77, Slave 61 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191