完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
嗨,
我正在尝试在vivado 13.2中运行xapp794,如上所述: https://www.xilinx.com/support/d ... -1080p60-camera.pdf 并生成所有IP的评估许可证。 我仍然因缺陷像素校正IP而出现以下错误: 错误:[BD 41-542]无法在锁定块上设置参数。 块'v_spc_1'已被锁定,因为:IP'design_1_v_spc_1_0'需要许可证但未找到有效许可证。 此IP没有可用的输出。 但是,许可检查点可能会阻止在某些工具流中使用此IP。 请从“工具”菜单中选择“报告IP状态”以获取解锁说明。 错误:[Common 17-39]'set_property'因早期错误而失败。 如第42页所述,图像处理管道IP已包含此IP,我已将其包括在内。 那么这里有什么问题? 以上来自于谷歌翻译 以下为原文 Hi, I am trying to run xapp794 in vivado 13.2 as mentioned: https://www.xilinx.com/support/d ... -1080p60-camera.pdf and generated the evaluated license for all IP. still I am getting following error for defective pixel correction IP: ERROR: [BD 41-542] Parameter cannot be set on a locked block. The block 'v_spc_1' is locked, because: IP 'design_1_v_spc_1_0' requires a license but no valid license was found. No useable outputs are available for this IP. However license checkpoints may prevent use of this IP in some tool flows. Please select 'Report IP Status' from the 'Tools' menu for instructions to unlock. ERROR: [Common 17-39] 'set_property' failed due to earlier errors. As mentioned in page 42, image processing pipeline IP already contains this IP and I already included this. What is wrong here then? |
|
相关推荐
1个回答
|
|
@fpgalearner,
您是否拥有核心“缺陷像素校正”的许可? 从错误消息,该工具抱怨许可证。 核心已停止使用Vivado 2014.1。您需要联系Xylon以了解有关此IP的问题。 https://www.xilinx.com/products/intellectual-property/ef-di-def-pix-corr.html 另请查看以下论坛帖子: https://forums.xilinx.com/t5/Zynq-All-Programmable-SoC/How-to-connect-an-analog-camera-to-z-7010-z-7020/m-p/671615 --Syed -------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 @fpgalearner, Do you have license for the core "Defective Pixel Correction"? From the error message, the tool is complaining about license. The core is discontinued from Vivado 2014.1, You need have to contact Xylon in relation to the questions with respect to this IP. https://www.xilinx.com/products/intellectual-property/ef-di-def-pix-corr.html Also check the below forum thread: https://forums.xilinx.com/t5/Zynq-All-Programmable-SoC/How-to-connect-an-analog-camera-to-z-7010-z-7020/m-p/671615 --Syed --------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1134浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
581浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
447浏览 1评论
2002浏览 0评论
726浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-22 10:06 , Processed in 1.130596 second(s), Total 76, Slave 60 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号