完善资料让更多小伙伴认识你，还能领取20积分哦， 立即完善>
3天内不再提示
电子发烧友论坛|
有人可以帮我解决下面的严重警告： -
我正在使用采用XC7K325T-2FFG900C FPGA的KC705评估板 [Vivado 12-1411]无法设置端口的LOC属性，无法合法地将实例design_1_i / clk_wiz_1 / inst / clkin1_ibufgds置于U8（IPAD_X1Y10），因为它属于包含实例pcie_refclk_clk_n的形状。 形状需要相对放置在design_1_i / clk_wiz_1 / inst / clkin1_ibufgds和pcie_refclk_clk_n之间，因为它会导致pcie_refclk_clk_n的位置无效。 [“/home/shubhamn/KINTEX_fpga_ethernet/KINTEX_fpga_ethernet.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc":3] 以上来自于谷歌翻译 以下为原文 Can someone please help me with the below Critical warning :- I am using KC705 evaluation board featuring the XC7K325T-2FFG900C FPGA [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance design_1_i/clk_wiz_1/inst/clkin1_ibufgds at U8 (IPAD_X1Y10) since it belongs to a shape containing instance pcie_refclk_clk_n. The shape requires relative placement between design_1_i/clk_wiz_1/inst/clkin1_ibufgds and pcie_refclk_clk_n that can not be honoured because it would result in an invalid location for pcie_refclk_clk_n. ["/home/shubhamn/KINTEX_fpga_ethernet/KINTEX_fpga_ethernet.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc":3] 
0
|
|
相关推荐
2个回答
|
|
|
你好@ shubham
请确保您的instancedesign_1_i / clk_wiz_1 / inst / clkin1_ibufgds位于CCIO引脚上。 请参考以下链接的Appenedix C. https://www.xilinx.com/support/documentation/boards_and_kits/kc705/ug810_KC705_Eval_Bd.pdf 希望这可以帮助。 问候 罗希特 -------------------------------------------------- --------------------------------------------请注意 - 请注明 如果提供的信息有用，请回答“接受为解决方案”。 将Kudos发送给您认为有用且回复的帖子.------------------------------------ -------------------------------------------------- -------- RegardsRohit ------------------------------------------------- ---------------------------------------------请注意 - 请注明 答案为“接受为解决方案”，如果提供的信息是有帮助的。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- ---------------------- 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi @shubham Please make sure your instance design_1_i/clk_wiz_1/inst/clkin1_ibufgds is placed on the CCIO pin. Please refer Appenedix C of the below link https://www.xilinx.com/support/documentation/boards_and_kits/kc705/ug810_KC705_Eval_Bd.pdf Hope this helps. Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- View solution in original post |
|
|
|
|
|
你好@ shubham
请确保您的instancedesign_1_i / clk_wiz_1 / inst / clkin1_ibufgds位于CCIO引脚上。 请参考以下链接的Appenedix C. https://www.xilinx.com/support/documentation/boards_and_kits/kc705/ug810_KC705_Eval_Bd.pdf 希望这可以帮助。 问候 罗希特 -------------------------------------------------- --------------------------------------------请注意 - 请注明 如果提供的信息有用，请回答“接受为解决方案”。 将Kudos发送给您认为有用且回复的帖子.------------------------------------ -------------------------------------------------- -------- RegardsRohit ------------------------------------------------- ---------------------------------------------请注意 - 请注明 答案为“接受为解决方案”，如果提供的信息是有帮助的。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 Hi @shubham Please make sure your instance design_1_i/clk_wiz_1/inst/clkin1_ibufgds is placed on the CCIO pin. Please refer Appenedix C of the below link https://www.xilinx.com/support/documentation/boards_and_kits/kc705/ug810_KC705_Eval_Bd.pdf Hope this helps. Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
|
只有小组成员才能发言，加入小组>>
2384 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办？
2264 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区？
2431 浏览 15 评论
有输入，但是LVDS_25的FPGA内部接收不到数据，为什么？
758浏览 1评论
请问vc707的电源线是如何连接的，我这边可能出现了缺失元件的情况导致无法供电
547浏览 1评论
求一块XILINX开发板KC705，VC707，KC105和KCU1500
369浏览 1评论
1965浏览 0评论
684浏览 0评论
/6 
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 （电路图） 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证：合字B2-20210191
工商网监
湘ICP备2023018690号
8502
评论
淘帖
3088
