完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
电子发烧友论坛|
大家好,
我正在使用ISE设计套件14.7。 我的问题是:我有一个行为模拟,可以按照我的意愿运作。 当我尝试使用翻译后模拟来查看它时,我设计的很大一部分并没有出现在ISIM窗口的设计层次结构中。 我尝试过几件事。 首先,我从缺失的硬件中取出一个信号进入顶层,试图观察它。 然后,该特定信号出现在层次结构中,但该级别的其余功能不会出现。 我还告诉XST保持层次结构,但这并没有改变结果。 缺少的部分是从顶层开始的三个级别的组件。 有没有办法迫使ISE保留我的所有信号,组件,层次结构等? 我上传了我的项目,但它比服务器允许的社区论坛更大。 谢谢, 杰夫怀特 以上来自于谷歌翻译 以下为原文 Hi all, I'm using ISE design suite 14.7. My question is this: I have a behavioral simulation that works as I want it to. When I try to look at it with a post-translate simulation, a good chunk of my design doesnt' appear in the design hierarchy of the ISIM window. I've tried a couple of things. First, I pulled a signal from the missing hardware into the top level to try to watch it. That specific signal then appears in the hierarchy, but the rest of the functionality of that level does not. I also told XST to keep the hierarchy but that did not change the result. The part that is missing is a component about three levels down from the top level. Is there a way to force ISE to keep all my signals, components, the hierarchy, etc? I'd upload my project but it is larger than is allowed by the server for the community forum. thank you, Jeff White |
|
相关推荐
10个回答
|
|
|
嗨杰夫,感谢您的更新。如果您没有任何进一步的顾虑,请关闭主题。谢谢,Yash
在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi Jeff, Thanks for update. Please close the thread if you don't have any further concerns. Thanks, YashView solution in original post |
|
|
|
|
|
杰夫,你好
你在综合期间检查了警告吗? 他们可能会给你提示你的逻辑优化。 请在私信中提供您的电子邮件ID,以便我为您提供ftp链接以上传您的设计。 我会检查一次,然后会回复你。 以上来自于谷歌翻译 以下为原文 Hi Jeff, Did you check the warnings during synthesis? They may give you hint about your logic optimization. Please provide me your e-mail id in private message so that I will provide you the ftp link to upload your design. I will check it once and will get back to you. |
|
|
|
|
|
嗨,
我是jeffreywhite2011@my.fit.edu 谢谢, 杰夫 以上来自于谷歌翻译 以下为原文 Hi, I'm jeffreywhite2011@my.fit.edu Thank you, Jeff |
|
|
|
|
|
嗨,
我已经发送了ezmove链接,您可以通过该链接上传您的设计。 以上来自于谷歌翻译 以下为原文 Hi, I have sent you ezmove link through which you can upload your design. |
|
|
|
|
|
嗨杰夫,你看到的原因?
在层次结构窗口中讨论http://forums.xilinx.com/t5/Simulation-and-Verification/uut-not-showing/m-p/512125#M10872希望有帮助。谢谢,Deepika。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi Jeff, The reason why you see ? In hierarchy window is discussed here http://forums.xilinx.com/t5/Simulation-and-Verification/uut-not-showing/m-p/512125#M10872 Hope that helps. Thanks, Deepika.Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
|
|
嗨,
对不起,回复花了这么长时间。 我不得不出城。 这里有一些更多的线索。 当我运行翻译后模拟时,层次结构中缺少组件。 当我运行后映射模拟时,它们会显示在层次结构中。 我应该只是后映版吗? 谢谢, 杰夫怀特 以上来自于谷歌翻译 以下为原文 Hi, Sorry it took so long to respond. I had to go out of town. Here are some more clues. When I run a post-translate simulation, the components are missing from the hierarchy. When I run a post-map simulation they are shown in the hierarchy. Should I just just the post-map version? Thanks, Jeff White |
|
|
|
|
|
嗨,杰夫,如果组件在帖子中丢失可能如何翻译它在帖子地图中再次可见?帖子地图是翻译后的下一步,请仔细检查。如果你遇到同样的情况,请在模拟论坛中创建新的帖子。谢谢,
佳日 以上来自于谷歌翻译 以下为原文 Hi Jeff, How its possible if component is missing in post translate it's visible again in post map? Post map is next step of post translate, please check carefully. If you face the same situation, please create new thread in simulation forum. Thanks, Yash |
|
|
|
|
|
杰夫,您能否提供有关此问题的详细信息?谢谢,Yash
以上来自于谷歌翻译 以下为原文 Hi Jeff, Can you please provide details about this issue? Thanks, Yash |
|
|
|
|
|
|
|
|
|
|
|
嗨Yash,
我发现这些组件在列表中比其他组件低了几页。 我发现我需要跳过翻译后模拟并使用后映射模拟继续工作。 由于某种原因,翻译后模拟没有增加计数器。 杰夫 以上来自于谷歌翻译 以下为原文 Hi Yash, I discovered that the the components were in the list a couple of pages below the others. I've since found that I need to skip the post-translate simulation and use the post-map simulation to continue working. The post-translate simulation was not incrementing a counter for some reason. Jeff |
|
|
|
|
只有小组成员才能发言,加入小组>>
3147 浏览 7 评论
3437 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2899 浏览 9 评论
4100 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
3083 浏览 15 评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
1359浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
1197浏览 1评论
/9
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-12-13 18:22 , Processed in 1.556660 second(s), Total 60, Slave 53 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191

淘帖
1060
