完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好,
我正在尝试在zynq设备上实现一个设计。 我已经在Virtex5设备上实现了它,它的工作非常好。 但是当我更改设备时,我在放置和路由阶段得到了以下错误。我更改了UCF文件,但我不明白这个错误是什么意思! 为什么它适用于Virtex5而不适用于zynq设备? 谢谢, 纳吉姆 错误:Pack:1107 - Pack无法将下面列出的符号组合到单个IOB组件中,因为所选的站点类型不兼容。 进一步说明:组件类型由逻辑类型及其包含的逻辑的属性和配置决定。 在这种情况下,选择类型为IOB的IO组件,因为IO包含与输入,输出或双向使用一致的符号和/或属性,并且不包含需要更具体的IO组件类型的其他符号或属性。 请仔细检查逻辑元素的类型及其所有相关属性和配置选项是否与约束的物理站点类型兼容。 摘要:涉及的符号:BUF符号“rx_i_IBUF”(输出信号= rx_i_IBUF)PAD符号“rx_i”(填充信号= rx_i)涉及的组件类型:涉及的IOB站点位置:涉及的D11站点类型:IOPAD 以上来自于谷歌翻译 以下为原文 Hello, I am trying to implement a design on zynq device. I had implemented it on Virtex5 device and it works verry good. But when i change the device i got the error below in the placement and route phase. I changed the UCF file but i don't understand what is the meaning of this error ! and why it works on Virtex5 and not on zynq device ? Thank you, Najem ERROR:Pack:1107 - Pack was unable to combine the symbols listed below into a single IOB component because the site type selected is not compatible. Further explanation: The component type is determined by the types of logic and the properties and configuration of the logic it contains. In this case an IO component of type IOB was chosen because the IO contains symbols and/or properties consistent with input, output, or bi-directional usage and contains no other symbols or properties that require a more specific IO component type. Please double check that the types of logic elements and all of their relevant properties and configuration options are compatible with the physical site type of the constraint. Summary: Symbols involved: BUF symbol "rx_i_IBUF" (Output Signal = rx_i_IBUF) PAD symbol "rx_i" (Pad Signal = rx_i) Component type involved: IOB Site Location involved: D11 Site Type involved: IOPAD |
|
相关推荐
5个回答
|
|
http://www.xilinx.com/support/answers/25058.htm
虽然不完全是你的问题(它是关于输出,你的问题是一个输入)它确实描述了你需要寻找的东西(at)。 Austin Lesea主要工程师Xilinx San Jose 以上来自于谷歌翻译 以下为原文 http://www.xilinx.com/support/answers/25058.htm Although not exactly your problem (it is about an output, your problem is an input) it does describe what you need to look for (at). Austin Lesea Principal Engineer Xilinx San Jose |
|
|
|
嗨,
一个小的检查。检查UART ppins是否受限于EMIO引脚。 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi, one small check..Check if the UART ppins are constrained to EMIO pins. Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
None
以上来自于谷歌翻译 以下为原文 Hi, I have the similar problem. The UART tx/rx on Zynq ZedBoard is PS_MIO48-49 I think that means they conect only to PS side, not PL side. I use XPS Zynq PS MIO Configurations to change their parameters: UART1 MIO 48-49 Modem Signals EMIO and I succeeded to have all the control signals out of the PS. BUUUUUUUUUUUUTTTTT, where is TX and RX? They are not in the list !!! So HEEEEEEEEEEEELP! Lily |
|
|
|
百合,
试着询问: zedboard.org 这是zedboard的“官方”支持页面。 截至昨天,有关Zynq的问题在那里发布了27个新问题(而不是8个问题)。 并不是说有人可能不会帮助你,但是去参加专门讨论zedboards的论坛并且有一个非常活泼,专注的社区是很有意义的。 Austin Lesea主要工程师Xilinx San Jose 以上来自于谷歌翻译 以下为原文 Lily, Try asking on: zedboard.org Which is the 'official' support page for the zedboard. As of yesterday, there were 27 new questions posted there (as opposed to 8 here) concerning Zynq. Not that someone might not help you out here, but it makes sensse to go to the forum that is dedicated to the zedboards, and has a very lively, and dedicated, community. Austin Lesea Principal Engineer Xilinx San Jose |
|
|
|
嗨奥斯汀,谢谢你的建议。
事实上,我发现有人在zedboard的论坛上有类似的问题, 这是它:http://www.zedboard.org/content/uart-connecting 你猜怎么着? 他们没有发现针脚是PS侧! 我的问题不仅仅是zedboard,而且或多或少都是对Zynq的利用。 在ug585,第496页中,它写道:如果需要,TxD和RxD UART信号可以通过EMIO接口路由并传递到PL引脚。 我在XPS中执行了这一步,但在我的信号列表中,我只有控制信号,如DTR,RTS,CTS,DCD,DSR和RI。 但是哪里有TxD和RxD ?????? 我真的需要HHHHHHHHHHHEEEEEEEEELLLLLLLLLLLLPPPPPPPPPPP! 先谢谢! 百合 以上来自于谷歌翻译 以下为原文 Hi Austin, thanks for your advice. In fact, I found someone had the similar problem with on the forum of zedboard, Here is it : http://www.zedboard.org/content/uart-connecting and guess what? They didn't find that the pins were PS side!! My question is not only for the zedboard, but more or less to the utilization of Zynq. In ug585, page496 it wrote that : if needed, the TxD and RxD UART signals can be routed through the EMIO interface and passed-through to the PL pins. I did this step in XPS, but in my signal list, I have only the control signals as DTR, RTS, CTS, DCD, DSR and RI. But WHERE ARE TxD and RxD?????? I really need HHHHHHHHHHHEEEEEEEEELLLLLLLLLLLLPPPPPPPPPPP! Thanks first! Lily |
|
|
|
只有小组成员才能发言,加入小组>>
2427 浏览 7 评论
2828 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2295 浏览 9 评论
3377 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2467 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1271浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
592浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
455浏览 1评论
2010浏览 0评论
736浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-26 07:53 , Processed in 1.544427 second(s), Total 85, Slave 69 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号