完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
有没有人知道,是否可以使用XTAL(2个引脚)生成适合FPGA的时钟信号。
我已经看到许多采用XTAL的电路,很少有R和C以及LS和HC类型的逆变器(或NAND),我想知道是否可以用FPGA硬件做同样的事情。 R和C必须是外部的,但逻辑组件可以在FPGA内部。 你之前有没有试过这个? 或者这只适用于5V门,而不是3.3V或更低? 非常感谢 罗伯特 以上来自于谷歌翻译 以下为原文 Does anyone know, if it´s possible to generate a FPGA-suitable clock signal with a XTAL (2 pins).I have seen many circuits with XTAL, few R´s and C´s and Inverters (or NANDs) in both LS and HC types and i´m wondering if it´s possible to do the same with FPGA-Hardware. The R´s and C´s have to be external, but the logic components could be inside the FPGA.Has onyone tried this before? Or does this work only with 5V Gates and not with 3.3V or less? Thanks a lot Robert |
|
相关推荐
2个回答
|
|
在c.a.f上有一个关于此的最新帖子。
大多数FPGA供应商都说:不要这样做 我仍然在测试适用性,有些小心xtal电路可以实现,但我还没有完成我的测试“可以使用”,我仍然看到一些不稳定的行为,我必须追查(或者然后 决定不应该使用它)。 一些提示:你可能需要2R(1个电流限制)并将FPGA xtal设置为“慢速摆动”,但这可能不够用 安蒂 我将在测试完成后发布我的结果 以上来自于谷歌翻译 以下为原文 there is a recent thread about this at c.a.f. most FPGA vendors say : DO NOT DO THIS I am still in the process of testing for suitability, with some care the xtal circuit can be implemented, but I have yet completed my tests for "OK to use", I still see some erratic behaviour what i have to trace down (or then decide that it should not be used). some hint: you may need 2R (1 current limiting) and set the FPGA xtal out to "slow slew", but that may not be suffiicient AnttiI will post my results when tests are completed |
|
|
|
正如Antti所暗示的那样,“可能”与“推荐和支持”之间存在很大差异。
这绝对不是我们推荐的现代设备(比如Virtex / Spartan-II及更高版本)。 它可能会起作用吗? 当然。 在PVT(过程,电压和温度)以及外部零件的组件变化上可靠地工作要困难得多吗? 当然。 我曾经看到客户试图通过计时方案获得创意,并且通常可能节省的成本会因额外的NRE,电路板返工,可靠性等而被浪费。 我一般会高度鼓励用户请使用标准振荡器。 也就是说,我看到人们穿越6车道高速公路,不会被击中或导致车祸。 我只是不推荐它。 干杯, BT ==次要编辑减少戏剧性 消息由timpe编辑于10-17-2007 10:13 AM 以上来自于谷歌翻译 以下为原文 As Antti suggests, there is a big difference between what is "possible" and what is "recommended and supported."This is definitely NOT something we recommend for our modern devices (say Virtex/Spartan-II and beyond). Is it possible it will work? Certainly. Is it much more difficult to get to work reliably across PVT (process, voltage, and temperature) as well as with component variations with external parts? Definitely. I had seen customers try to get creative with clocking schemes and often the possible cost savings are squandered with respect to additional NRE, board rework, reliability, etc. I would generally highly encourage users to please use a standard oscillator.That said, I have seen people jaywalk across a 6 lane highway and not be hit or cause a crash. I just wouldn't recommend it. Cheers,bt == minor edit for less drama Message Edited by timpe on 10-17-2007 10:13 AM |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1136浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
581浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
447浏览 1评论
2002浏览 0评论
726浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-22 10:52 , Processed in 1.221446 second(s), Total 78, Slave 62 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号