完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,
当我在上一章“影响教程” - 第7章 - UG695(第12.3节)2010年9月21日出现错误时,我正在执行ise教程。 本教程是为Spartan 3A / 3AN系列和XC3S700A套件准备的。但是,我有一个Spartan 3E / XC3S500E套件。 当我执行第138页的步骤1到3时,我遇到了这种不同之处,因为出现了一个警告对话框,告诉您:“描述xc3s700a的BIT文件即将被分配给以前标识为xc3s500e的设备。 你确定要这样做吗?“ 在此消息之后,没有像教程推荐的那样有效。 为此,我与教程(从vhdl开始)保持一致。 为了解决这个问题,我回到了设计项目并改变了 我所拥有的家庭和设备。 在此之后,我确实运行了“合成 - XST”过程,没有任何问题。 但是,当我确实运行“实施设计”过程时,我得到了(带有 毫不奇怪)map子进程的问题。 错误消息是: “将设计映射到LUT ...错误:MapLib:30 - clk上的LOC约束E12无效:设备上没有此类站点。要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - LOC约束T16 on lap_load无效:设备上没有此类站点。要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - lcd_e上的LOC约束AB4无效:设备上没有此类站点。绕过此错误集 环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - lcd_rs上的LOC约束Y14无效:设备上没有此类站点。要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - LOC约束W13 on lcd_rw无效:设备上没有此类站点。要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - LOC约束T14模式无效:设备上没有此类站点。要绕过此错误,请设置 环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - 重置时LOC约束U15 无效:设备上没有此类网站。 要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - sf_d上的LOC约束Y13无效:设备上没有此类站点。 要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - sf_d上的LOC约束AB18无效:设备上没有此类站点。 要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - sf_d上的LOC约束AB17无效:设备上没有此类站点。 要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - sf_d上的LOC约束AB12无效:设备上没有此类站点。 要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - sf_d上的LOC约束AA12无效:设备上没有此类站点。 要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - sf_d上的LOC约束Y16无效:设备上没有此类站点。 要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - sf_d上的LOC约束AB16无效:设备上没有此类站点。 要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - sf_d上的LOC约束Y15无效:设备上没有此类站点。 要绕过此错误,请设置环境变量'XIL_MAP_LOCWARN'.ERROR:MapLib:30 - strtstop上的LOC约束T15无效:设备上没有此类站点。 要绕过此错误,请设置环境变量“XIL_MAP_LOCWARN”。“ 我的问题是:1)是否有任何优秀且耐心的Xilinx专家有兴趣适应(使用PDF-XChange Viewer注释编写)我之前提到过的教程,专门用于Spartan3E / XCS500E? 2)同一个人可以提供任何特定的附加“.bit,.msc,。*”文件,这些文件包含不同的wtut_vhd默认文件,并认为必须继续使用我的系列/设备套件吗? 3)如果必要的更改只是设置新的和不同的引脚(第106到108页的步骤1到9),请忽略问题(1)和(2)并告诉我什么是新的引脚分配(以及我的手册) 可以进一步 信息)。 提前谢谢!安德烈 以上来自于谷歌翻译 以下为原文 Hi, I was executing the ise tutorial when I got an error in the last chapter, the "Impact Tutorial" - chapter 7 - UG695 (v 12.3) September 21, 2010. This tutorial is prepared for a Spartan 3A/3AN family and a XC3S700A kit. But, I have a Spartan 3E/XC3S500E kit. This diference was presented to me when I was executing the steps 1 to 3 of page 138, because a warning dialog box was presented telling the following: "A BIT file describing an xc3s700a is about to be assigned to a device previously identified as an xc3s500e. Are you sure you want to do this?". After this message nothing worked like the tutorial was recommending. Befor this I was aligned with the tutorial (beginning with vhdl). Trying to solve the problem, I returned to the design project and changed the family and the device for the ones I had. After this I did run the "synthesise - XST" process without problems. But when I did run the "Implement Design" process, I got (with no surprise) problems with the map subprocess. The error messages were: "Mapping design into LUTs... ERROR:MapLib:30 - LOC constraint E12 on clk is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint T16 on lap_load is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint AB4 on lcd_e is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint Y14 on lcd_rs is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint W13 on lcd_rw is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint T14 on mode is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint U15 on reset is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint Y13 on sf_d<0> is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint AB18 on sf_d<1> is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint AB17 on sf_d<2> is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint AB12 on sf_d<3> is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint AA12 on sf_d<4> is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint Y16 on sf_d<5> is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint AB16 on sf_d<6> is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint Y15 on sf_d<7> is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'. ERROR:MapLib:30 - LOC constraint T15 on strtstop is invalid: No such site on the device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'." My questions are: 1) Is there any good and patient Xilinx specialist interested to adapt (writing with PDF-XChange Viewer notes) the tutorial I mentioned previously to specifically work with Spartan3E/XCS500E? 2) Can this same person supply any specific additional ".bit, .msc, .*" files which are different of the wtut_vhd default files and considered necessary to have to proceed with my Family/Device kit? 3) If the necessary changes are only to set new and different pins (steps 1 to 9 of pages 106 to 108), please disregards questions (1) and (2) and just tell me what are the new pin assignments (and what manual I can get further information). Thank you in advance! Andre |
|
相关推荐
5个回答
|
|
不同的包装有不同的IO名称。
您需要为设计分配正确的IO。 以上来自于谷歌翻译 以下为原文 Different packaging has different IO name. You need to assign correct IO to the design. |
|
|
|
谢谢您的回答,
- 这正是我的一个问题(问题3)。 - 这是我第一次运行教程,我不知道 更多技术细节。 我需要一些帮助。 - 这只是关于什么是新引脚的信息。 问候 安德烈 以上来自于谷歌翻译 以下为原文 Thank you for your answer, -but this is exactly one of my questions (question 3). -this is the first time I am running a tutorial and I don´t know further technical details. I need some help for this. -this is just an information regarding what are the new pins. Regards Andre |
|
|
|
友好的人,
我非常感谢你的提示。 Spartan3A用于Spartan3E映射,我已经完成了。 这很容易。 我发送附加映射。 我的问题与lcd_control.vhd文件有关。 这个文件准备好了 以8位模式运行。 此操作模式仅对Spartan3A有效 板。 在Spartan 3E板中,我必须以4位模式工作。 因此,必须更改此文件以执行2次写入访问,我不这样做 知道该怎么做。 这个文件来自wtut_vhd.zip Xinlix教程文件。 所有其他信息已在我之前的帖子中提供。 如何调整lcd_control.vhd文件以在4位模式下运行? 最好的祝福 安德烈 tutorial_mapping_Spartan3A_to_Spartan3E.xls 15 KB 以上来自于谷歌翻译 以下为原文 Kind people, I really appreciate your hints. The Spartan3A to function to Spartan3E mapping, I already made. This is easy. I send attached the mapping. My question is related to the lcd_control.vhd file. This file is prepared to operate in 8 bit mode. This operation mode is only valid for Spartan3A boards. In Spartan 3E boards, I have to work in 4 bit mode. So, this file must be changed to do a 2 times writing access and I don´t know how to do. This file comes togheter with the wtut_vhd.zip Xinlix tutorial file. All other information are already presented in my previous post. How to adapt the lcd_control.vhd file to operate in 4 bit mode? Best regards Andre tutorial_mapping_Spartan3A_to_Spartan3E.xls 15 KB |
|
|
|
来吧,写入LCD很简单。
这是高中毕业生的家庭作业问题。 写一个简单的状态机。 ----------------------------是的,我这样做是为了谋生。 以上来自于谷歌翻译 以下为原文 come on, writing to the LCD is simple. It's a homework problem for high-school seniors. Write a simple state machine. ----------------------------Yes, I do this for a living. |
|
|
|
我意识到这是一个2岁的线程复活,但是当我遇到同样的问题时,没有看到答案,使用不同目标设备的教程。
在ISE教程的情况下,stopwatch.vhd包含行(约28-29): sf_d:signal的属性LOC为“Y15,AB16,Y16,AA12,AB12,AB17,AB18,Y13”; clk:signal的属性LOC是“E12”; 这些预分配引脚用于本教程中使用的目标Spartan 3。 如果要为其他设备构建,请删除这些行并使用UCF文件(或通过PlanAhead)分配功能。 我猜他们是在那里简化教程的各个阶段而不预先填充UCF文件。 以上来自于谷歌翻译 以下为原文 I realise this is a 2-yr-old thread resurrection, but didn't see an answer when I had the same problem, using the tutorial with a different target device. In the case of the ISE tutorial, stopwatch.vhd contains the lines (28-29 approx): attribute LOC of sf_d : signal is "Y15,AB16,Y16,AA12,AB12,AB17,AB18,Y13"; attribute LOC of clk : signal is "E12";These pre-allocate pins for the target Spartan 3 used in the tutorial. If you are building for another device, remove these lines and allocate the functions using the UCF file (or via PlanAhead). I guess they are there to simplify the stages of the tutorial without pre-populating the UCF file. |
|
|
|
只有小组成员才能发言,加入小组>>
2384 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2264 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2431 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
757浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
547浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
369浏览 1评论
1965浏览 0评论
684浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-25 10:34 , Processed in 1.342036 second(s), Total 87, Slave 70 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号