完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我在Jtag链中使用Spartan6 LX75T和LX100,
erliear它过去工作正常,但现在我得到下面的devde id不匹配错误。 我还有两套电路板可以正常工作。 影响状况: 信息:iMPACT:583 - '2':从设备读取的idcode与bsdl File.INFO:iMPACT:1578 - '2'中的idcode不匹配:Device IDCODE:00001111111111111111111111111100INFO:iMPACT:1579 - '2':预期 IDCODE:00000100000000101110000010010011 来自Chipscope的配置状态: 位15:0 FALLBACKBit 14:0 SUSPENDBit 13:1 DONEBit 12:1 INIT_BBit 11:1位10:1 MODE M1Bit 9:1 MODE M0Bit 8:1 HSWAP_ENBit 7:1 PART_SECUREDBit 6:1 DEC_ERRORBit 5:1 GHIGH_BBit 4:1 GWEBit 3:1 GTS_CFG_BBit 2:1 DCM_LOCKBit 1:1 ID_ERRORBit 0:1 CRC_ERROR 我的电路板上有2个SPI闪存,我已经将mcs文件加载到连接到FPGA的闪存中,在各个闪存发生FPGA配置后,两个FPGA的Done信号都变为高电平。 请让我知道问题是什么。 以上来自于谷歌翻译 以下为原文 I using the Spartan6 LX75T and LX100 in Jtag chain, erliear it used to work fine but nowdays i am getting the below devde id mismatch error. I have 2 more set of boards where it is working fine. Status From Impact: INFO:iMPACT:583 - '2': The idcode read from the device does not match the idcode in the bsdl File. INFO:iMPACT:1578 - '2': Device IDCODE : 00001111111111111111111111111100 INFO:iMPACT:1579 - '2': Expected IDCODE: 00000100000000101110000010010011 Configuration Status From Chipscope: Bit 15: 0 FALLBACK Bit 14: 0 SUSPEND Bit 13: 1 DONE Bit 12: 1 INIT_B Bit 11: 1 Bit 10: 1 MODE M1 Bit 9: 1 MODE M0 Bit 8: 1 HSWAP_EN Bit 7: 1 PART_SECURED Bit 6: 1 DEC_ERROR Bit 5: 1 GHIGH_B Bit 4: 1 GWE Bit 3: 1 GTS_CFG_B Bit 2: 1 DCM_LOCK Bit 1: 1 ID_ERROR Bit 0: 1 CRC_ERROR I have 2 SPI flashs in my board and i have loaded the mcs file into both Flash which is connected to fpga's, after power on FPGA configuration is happening from respective Flash and Done signal goes High for both FPGA's Please let me know what chould be the problem. |
|
相关推荐
5个回答
|
|
这看起来像是电路板的SI问题或电缆的问题。你说早些时候这个工作是相同的板/设备组合吗?你正在使用的具体设备是什么,包括包等...如果你看看
Xilinx安装中该设备的BSDL文件确实IDCODE与iMPACT中的预期匹配,我希望它能。 -------------------------------------------------- -----------------------不要忘记回答,kudo,并接受为解决方案.------------- -------------------------------------------------- ---------- 以上来自于谷歌翻译 以下为原文 This looks like a SI issue with the board or a problem with the cable. You say earlier this worked was this the same Board / device combination? What is the specific device that you are using, include the package etc.. if you look in the BSDL file for that device in the Xilinx install does the IDCODE match the expected one from iMPACT, i expect it will. ------------------------------------------------------------------------- Don’t forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- |
|
|
|
谢谢回复
erliear Jtag曾经在同一块板上工作得很好.. 这些是链中的2个设备 XC6SLX100-3FGG676C XC6SLX75T-3FGG484C 电缆与其他电路板配合良好..... 以上来自于谷歌翻译 以下为原文 Thanks for the reply erliear Jtag used to work fine with the same board.. these are the 2 devices in chain XC6SLX100-3FGG676C XC6SLX75T-3FGG484C cable is working fine with other set of boards..... |
|
|
|
之前已讨论过类似的问题。
http://forums.xilinx.com/t5/Spartan-Family-FPGAs/Spartan6-IDcode-error/td-p/202237 以上来自于谷歌翻译 以下为原文 A similar issue has been discussed previously. http://forums.xilinx.com/t5/Spartan-Family-FPGAs/Spartan6-IDcode-error/td-p/202237 |
|
|
|
我发现问题存在@硬件级别,其中JTAG的TDI信号没有连接到第一个FPGA(丢失了PCB内部的连接)
当我们没有将JTAG的TDI信号连接到FPGA时,我们将得到这样的Device IDCODE。 EROORED设备IDCODE:00001111111111111111111111111100 谢谢。 雷迪 以上来自于谷歌翻译 以下为原文 I found the problem is there @ hardware level where TDI signal of JTAG is not connected to First FPGA (lost the connection inside PCB) we will get Device IDCODE like this when we have not connected TDI signal of JTAG to FPGA. EROORED Device IDCODE : 00001111111111111111111111111100 thanks. Reddy |
|
|
|
雷迪
恭喜发现问题。 当你有机会时,请将此主题标记为“已解决”。 谢谢! - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 Reddy, Congratulations on finding the problem. Please mark this thread as "solved", when you get a chance. Thanks! -- Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
只有小组成员才能发言,加入小组>>
2414 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3371 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2458 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1076浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
579浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
438浏览 1评论
2000浏览 0评论
723浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-20 01:18 , Processed in 1.128505 second(s), Total 53, Slave 47 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号