完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
大家好
最近我开始测试使用Artix 7封装XC7A200TSBG484-2的新电路板。 但是,即使用仅执行基本SPI通信的代码加载它,FPGA也能在65°C下运行,并且随着我在设计中添加更多逻辑而逐步提升。 如果我没有弄错的话,这是一个无盖倒装芯片封装,据我所知,热特性似乎并不比我们使用过的其他封装(通常是FBG)差。 所有的电路板都运行得很热,所以我排除了故障包装。 我们的设计确实使用了FPGA的差分缓冲器,但我们只需40MHz即可运行FPGA。 将时钟降至10MHz不会导致FPGA温度下降任何显着的数量,但我并没有真正期望它在如此低的时钟速度下。 我的问题很简单,是否有任何SBG包比其他包运行更热的情况? 这个包是否需要散热器? 它所在的电路板相当小(6x6cm),我担心电路板接地层不足以帮助散热。 任何信息和评论将不胜感激。 谢谢。 以上来自于谷歌翻译 以下为原文 Hi all Recently I have begun testing a new board which uses the Artix 7 package XC7A200TSBG484-2. But even loading it with code only executing basic SPI comms the FPGA runs at 65 °C and it steps up as I add more logic to the design. If I am not mistaken this is a lidless flip-chip package and from what I can tell the thermal characteristics does not seem much worse than other packages we've used (usually FBG). All the boards run this hot so I have ruled out a faulty package. Our design does use allot of the differential buffers of the FPGA but we run the FPGA at a mere 40MHz. Dropping the clock down to 10MHz did not cause the FPGA temperature to drop any significant amount, but I did not really expect it to at such low clock speeds. My question simply is, are there any cases where the SBG package will run hotter than other packages? Is a heatsink required for this package? The board it sits on is fairly small (6x6cm) and I am concerned that the boards ground planes are insufficient to help dissapte heat. Any information and comments on this will be appreciated. Thank you. |
|
相关推荐
3个回答
|
|
嗨,
设备未配置时显示的温度是多少? 请估算该设备的温度和当前要求,设计应该可以让您了解温度。 请根据您的设计要求交叉检查您是否提供了正确的电源(电流要求)。 谢谢,AnirudhPS:请将此标记作为答案,以防它有助于解决您的问题。如果帖子引导您找到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 Hi, What temperature does the device show when it is not configured? Please run an estimate of the termperature and the current requirements for this device, design which should give you an idea on the temperature. Please cross check that you are giving the proper power supplies(current requiremment) based on your design requirement. Thanks, Anirudh PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution. |
|
|
|
HiAnirudh
感谢您的答复。 我们选择的电源是ADP5050,它以5V为输入,输出FPGA所需的1V,2.5V,3.3V和1.8V。 它设置为能够在1V上提供2.63A,在2.5V时提供2.63A,在3.3V时提供1.2A,在1.8V通道上提供1.2A。 这应该绰绰有余。 分析显示预测结温为31.5°C,总芯片功率为1.974W,有效热阻为3.3°C / W. 用于此分析的设计是将pwm驱动至7个电机并读取其各自编码器的测试项目。 最终的完整设计将包含更多逻辑。 在设备编程之前,我看到测得的温度已经是37°C。 这可能让我相信FPGA正在按预期运行,但是通过电路板上的其他组件通过接地层加热,由于电路板上没有空间,电源芯片非常靠近FPGA。 如果这是真的,解决这个问题的唯一方法是散热器,我在FPGA VHDL方面无法做任何事情来影响这一点吗? 再次感谢你。 以上来自于谷歌翻译 以下为原文 Hi Anirudh Thank you for the reply. The supply we chose is the ADP5050 which takes 5V as input and outputs the required 1V, 2.5V, 3.3V and 1.8V required by the FPGA. It is set up to be able to supply 2.63A on the 1V, 2.63A on the 2.5V, 1.2A on the 3.3V and 1.2A on the 1.8V channels respectively. This should be more than enough. The analysis shows a predicted junction temperature of 31.5 °C, total chip power of 1.974W and an effective thermal resistance of 3.3 °C/W. The design used for this analysis is a test project to drive pwm to 7 motors and read their respective encoders. The eventual full design will contain allot more logic. I see the measured temperature before programming the device is already 37 °C. This might lead me to believe that the FPGA is performing as expected, but is being heated through the ground planes by the other components on the board, the supply chip is sitting very close to the FPGA because of the lack of space on the board. If this is true the only way to resolve this is a heatsink and there is nothing I can do on the FPGA VHDL side to impact this? Thank you again. |
|
|
|
似乎热量和更大的电流消耗与使用FPGA上的差分缓冲器有关。
当我为我们的设计实现所有LVDS缓冲器时,它在电源上拉近400mA。 我正在努力寻找一份文件,详细说明在FPGA上实例化IBUFDS和OBUFDS缓冲器的预期电流消耗。 以上来自于谷歌翻译 以下为原文 It also seems that the heat and larger current consumption is related to using the differential buffers on the FPGA. when I implement all the LVDS buffers for our design it pulls close to 400mA on the supply. I am struggling to find a document detailing the expected current consumption from instantiating IBUFDS and OBUFDS buffers on the FPGA. |
|
|
|
只有小组成员才能发言,加入小组>>
2403 浏览 7 评论
2812 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2283 浏览 9 评论
3363 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2449 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
817浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
564浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
419浏览 1评论
1991浏览 0评论
714浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-11 23:09 , Processed in 1.403068 second(s), Total 82, Slave 66 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号