完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
如果信号已经在焊盘上,那么理论上,你可以探测已经打开的焊盘。
但是,我假设您无法在电路板上访问此信号(它隐藏在FPGA下,PCB的中间层或其他位置)。 你的问题的答案是否定的。 IOB的“绑定站点”侧不是内部信号 - 它不能连接到任何东西 - 它是从输出驱动器(OBUF)到绑定站点到输入接收器(IBUF)的专用(模拟)连接。 您无法将另一个网络连接到其他地方。 但是,您可以“探测”IBUF / OBUF另一侧的网络(您没有告诉我们您要探测的打击垫是输入,输出还是两者都有)。 如果是输入,则可以探测连接到IBUF的.O引脚的网络。 这是内部信号,是I / O焊盘的缓冲版本。 然后可以将其带到探针IOB。 如果是输出,则可以探测连接到OBUF的.I引脚的网络。 这是内部信号,它被缓冲以便在电路板上驱动。 如果它是IOBUF,那么你可能需要探测IOBUF的.I,.O和.EN引脚,这样你就可以真正弄清楚IOBUF上发生了什么。 Avrum 以上来自于谷歌翻译 以下为原文 If the signal is already on a pad, then, in theory, you can just probe the pad it is already on. However, I am assuming that you don't have access to this signal on your board (it is buried under the FPGA, on a middle layer of the PCB, or otherwise). The answer to your question is no. The "bond site" side of an IOB is not an internal signal - it cannot be connected to anything - it is a dedicated (analog) connection from the output driver (OBUF) to the bond site to the input receiver (IBUF). You cannot connect another net to it to route it elsewhere. However, you can "probe" the nets on the other side of the IBUF/OBUF (you haven't told us if the pad you want to probe is an input, output or both). If it is an input, then you can probe the net connected to the .O pin of the IBUF. This is the internal signal that is the buffered version of your I/O pad. This can then be brought to a probe IOB. If it is an output, then you can probe the net connected to the .I pin of the OBUF. This is the internal signal before it is buffered to be driven out on the board. If it is an IOBUF, then you will likely need to probe the .I, the .O and the .EN pins of the IOBUF so that you can really figure out what is going on on that IOBUF. Avrum |
|
|
|
我想探测焊盘以及I引脚(内部)以测量增量以获得IBUF支撑延迟。
我知道数据表说TIOPI例如是1ns,但我想测量它。 谢谢。 以上来自于谷歌翻译 以下为原文 I wanted to probe the pad and also the I pin (internal) to measure the delta to get the IBUF prop delay. I know the datasheet says TIOPI is, for example, 1ns, but I want to measure it. Thank you. |
|
|
|
>但我想测量它。
谢谢。 你不能测量这个,因为你无法探测骰子。 ------您是否尝试在Google中输入问题? 如果没有,你应该在发布之前。太多结果? 尝试添加网站:www.xilinx.com 以上来自于谷歌翻译 以下为原文 > but I want to measure it. Thank you. You can't measure this as you cannot probe the die. ------Have you tried typing your question into Google? If not you should before posting. Too many results? Try adding site:www.xilinx.com |
|
|
|
我已经用谷歌搜索了它。
您可以使用FPGA编辑器工具的探针功能探测裸片。 然而,需要注意考虑互连的延迟和“探针垫”的延迟。 问题仍然存在于如何探测输入缓冲区的两侧(使用相同的探测器 - 当然一次探测)。 以上来自于谷歌翻译 以下为原文 I've already googled it. You can probe the die by using the probe feature of the FPGA editor tool. However one needs to be careful to consider the delay of the interconnect and the delay to the "probe pad". The problem still remains as to how to probe on both sides of the input buffer (using the same probe - one at a time of course). |
|
|
|
FPGA编辑器工具中的“探测”功能允许您将内部信号输出到输出引脚,以便您可以查看它。
创建此“探测器”包括具有大量缓冲区和与之关联的延迟的路由,以及输出缓冲区本身。 无法将“探头”连接到输入板,因为它必须通过IBUF才能使用。 您的要求是您想要测量数据表中的IBUF 1ns延迟。 为了进行这种测量,您需要在焊盘上的一个点(在IOSTANDARD电压电平)和在IBUF之后的一个点(在内部核心电压电平)物理探测管芯。 使用引线键合封装器件,理论上可以使用非常昂贵的设备和非常详细的器件布局知识,但是出于所有实际目的,这是不可能的。 为什么要测量此参数? ------您是否尝试在Google中输入问题? 如果没有,你应该在发布之前。太多结果? 尝试添加网站:www.xilinx.com 以上来自于谷歌翻译 以下为原文 The "probe" feature in the FPGA Editor tool allows you to bring an internal signal out to an output pin so that you can look at it. Creating this "probe" includes routing that has numerous buffers and delays associated with it, plus the output buffer itself. It is not possible to attach a "probe" to the input pad as it must go through the IBUF in order to be used. Your request was that you wanted to measure the IBUF 1ns delay that is in the datasheet. In order to make this measurement you would need to physically probe the die with one point on the pad (at the IOSTANDARD voltage level) and one after the IBUF (at the internal core voltage level). With a wire bond packaged device, this is theoretically possible with very expensive equipment and very detailed knowledge of the device layout, but for all practical purposes it is impossible. Why do you want to measure this parameter? ------Have you tried typing your question into Google? If not you should before posting. Too many results? Try adding site:www.xilinx.com |
|
|
|
只有小组成员才能发言,加入小组>>
2423 浏览 7 评论
2824 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2465 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1196浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
590浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
452浏览 1评论
2006浏览 0评论
731浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-24 13:17 , Processed in 1.363969 second(s), Total 85, Slave 69 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号