完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
假设我知道IO标准的驱动强度,例如
LVCMOS_18带12mA。 我怎么知道它对于设计是否足够? 我是否需要根据电缆的阻抗,接收器的电容来自行计算? 提前致谢。 以上来自于谷歌翻译 以下为原文 Assuming I know the drive strength of a IO standard, e.g. LVCMOS_18 with 12mA. How can I know whether it is enough for a design? Do I need to calculate by myself based on impedance of cable, capcitance of receiver? Thanks in advance. |
|
相关推荐
4个回答
|
|
b,
有适合您的工具和模型(计算/模拟)。 它被称为信号完整性工程,CAD工具被称为信号完整性工程计算机辅助设计工具(SI CAD)。 这些模型被称为IBIS模型,它们出现在设备制造商的网站上(如Xilinx) http://www.xilinx.com/products/design_resources/signal_integrity/resource/si_simulation.htm 我使用Mentor的Hyperlynx,但支持所有CAD工具(我们的网络工程师可以使用工具来帮助客户解决他们的pcb和设计问题)。 http://www.xilinx.com/prs_rls/partners/0400xlnx_mentor.htm Austin Lesea主要工程师Xilinx San Jose 以上来自于谷歌翻译 以下为原文 b, There are tools and models to do this for you (the calculations/simulation). It is know as signal integrity engineering, and the CAD tools are known as Signal Integrity Engineering Computer Aided Design Tools (SI CAD). The models are known as IBIS models, and they appear on the device manufacturer's websites (like Xilinx') http://www.xilinx.com/products/design_resources/signal_integrity/resource/si_simulation.htm I use Mentor's Hyperlynx, but all CAD tools are supported (our webcase engineers have access to the tools to help custoemrs resolve problems with their pcbs and designs). http://www.xilinx.com/prs_rls/partners/0400xlnx_mentor.htm Austin Lesea Principal Engineer Xilinx San Jose |
|
|
|
在一些正常情况下,有经验的工程师会根据他们的经验判断,对吗?非常感谢。
以上来自于谷歌翻译 以下为原文 And in some normal cases, experienced engineer will judge through their experience, right? Thanks very much. |
|
|
|
根据我的经验,您可以计算得到一个良好的起点,但最终,您需要在进行测试和验证时进行测量和调整。
由于驱动强度太低不会造成任何损坏(结果通常是因为物理信号在正确的时间内无法达到所需的电压水平而导致设计“不起作用”),如果可以的话 不会进行计算,然后选择低驱动强度并试一试。 除非您创建比特流的迭代时间是以天而不是分钟来衡量,在这种情况下,请做一些总和。 问候, 霍华德 ----------“我们必须学会做的事情,我们从实践中学习。” - 亚里士多德 以上来自于谷歌翻译 以下为原文 In my experience you can calculate to get a good starting point but, ultimately, you'll need to measure and adjust as you go through test and verification. As it is unlikely that too low a drive strength will cause any damage (the result will usually be that your design "doesn't work" because the physical signals can't reach the desired voltage levels in the correct time), if you can't/won't do the calculations then pick a low drive strength and try it out. Unless your iteration time to create a bitstream is measured in days rather than minutes, in which case, do some sums. Regards, Howard ---------- "That which we must learn to do, we learn by doing." - Aristotle |
|
|
|
|
|
|
|
只有小组成员才能发言,加入小组>>
2249 浏览 7 评论
2659 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2149 浏览 9 评论
3220 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2284 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
527浏览 1评论
1604浏览 1评论
99浏览 1评论
在使用xc5vsx95T时JTAG扫片不成功,测量TDO无信号输出
2250浏览 0评论
570浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-7-30 21:29 , Processed in 1.212442 second(s), Total 82, Slave 65 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191