赛灵思
直播中

李煜启

8年用户 177经验值
私信 关注
[问答]

Vivado 2016.2实施错误

你好,
我们正在尝试生成比特流,但我们遇到了3个错误。
不确定那是什么。
有人可以帮我们解决这个问题吗?
我们能够在过去生成比特流的设计相同。
我已附加日志文件以供实施!
错误是:
[放置30-487]无法遵守实例到设备中的包装。
请分析您的设计,以确定是否可以减少LUT,FF和/或控制组的数量。
实例数:触发器:在考虑的设计区域中为68065,在设备中提供106400(注意:每个切片只能容纳1个独特的控制组,因此无法打包FF以完全填充每个切片)Luts:55517(组合)61928
(总计)在考虑的设计区域中,53200在设备中可用控制集:961在设备中未放置的实例需要7331个切片,但设备中的13300个切片中只有7264个可用,因为其他可能被放置的实例占用或被排除阻止
放置。[放置30-99] Placer因错误而失败:'详细放置失败请检查以前的错误以获取详细信息。'
请在放置期间查看所有ERROR,CRItiCAL WARNING和WARNING消息,以了解失败的原因。[Common 17-69]命令失败:Placer无法放置所有实例谢谢!
最好的祝福
log.txt 29 KB

以上来自于谷歌翻译


以下为原文

Hello,

We are trying to generate bitstream but we are getting 3 errors. not sure what are those. Can someone help us how to solve this problem?

The same design we were able to generate the bitstream in the past. I have attached log file for implementation as well!


Errors are:

  • [Place 30-487] The packing of instances into the device could not be obeyed. Please analyze your design to determine if the number of LUTs, FFs, and/or control sets can be reduced. Number of instances: Flip flops: 68065 in the design area under consideration, 106400 available in the device (NOTE: each slice can only accommodate 1 unique control set so FFs cannot be packed to fully fill every slice) Luts: 55517(combined) 61928 (total) in design area under consideration, 53200 available in device Control sets: 961 in device The unplaced instances require 7331 slices but only 7264 out of 13300 slices in the device are available, because others may be occupied by placed instances or blocked by exclude placement.
  • [Place 30-99] Placer failed with error: 'Detail Placement failed please check previous errors for details.' Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
  • [Common 17-69] Command failed: Placer could not place all instances

Thank you!
Best Regards
            log.txt ‏29 KB

回帖(8)

赵雪培

2018-11-13 14:39:17
@ vatsal.naik,
很高兴知道您的设计与vivado 2017.4一起使用。
您是否在Vivado 2016.2中使用支持的操作系统?
检查以下AR:
https://www.xilinx.com/support/answers/54242.html
如果您使用过支持的操作系统,那么这可能是在以后的版本中修复的错误。
问题解决之后,请将有用的帖子标记为“接受为解决方案”,以关闭此主题
--Syed
--------------------------------------------------
-------------------------------------------请注意 - 请标记答案
如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------
--------------------------------------------------
-------------------
在原帖中查看解决方案

以上来自于谷歌翻译


以下为原文

@vatsal.naik,
 
Glad to know that your design is working with vivado 2017.4. 
Did you use supported OS with Vivado 2016.2? Check the following AR: 
https://www.xilinx.com/support/answers/54242.html
 
If you have used supported OS then this could be a bug which got fixed in the later releases. 
As the issue is resolved, please close this thread by marking the helpful post as "Accept as Solution"
 
--Syed
---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
---------------------------------------------------------------------------------------------View solution in original post
举报

李俊

2018-11-13 14:53:59
你的设计溢出了设备。
你必须寻找可以挤压它的地方。
不止一次运行“opt_design”可能会有所帮助。
不要忘记通过接受帖子作为解决方案来尽可能地关闭线程。

以上来自于谷歌翻译


以下为原文

your design is overflowing the device.   You'll have to look for places to squeeze it down.   It might help to run "opt_design" more than once.   
Don't forget to close a thread when possible by accepting a post as a solution.
举报

任迎新

2018-11-13 15:06:25
我们不确定这是什么原因。
在合成期间,一切都适合。
甚至更早我们使用Ubuntu并且相同的设计没有问题,但最近我们切换到Windows并再次安装vivado并且问题被创建。

以上来自于谷歌翻译


以下为原文

We are not sure what is the reason for this. During synthesis, everything fits. Even earlier we were using Ubuntu and the same design was working with no issue, but recently We switched to windows and installed vivado again and the problem created. 
 
 
举报

李俊

2018-11-13 15:24:13
尝试使用合成指令“AreaOptimized_high”重新合成,这应该会压缩设计。
不要忘记通过接受帖子作为解决方案来尽可能地关闭线程。

以上来自于谷歌翻译


以下为原文

Try resynthesizing with synthesis directive "AreaOptimized_high"   this ought to squeeze the design down.
Don't forget to close a thread when possible by accepting a post as a solution.
举报

更多回帖

发帖
×
20
完善资料,
赚取积分