完善资料让更多小伙伴认识你，还能领取20积分哦， 立即完善>
3天内不再提示
|
NVIDIA Hiring~~！ SR. PHYSICAL DESIGN METHODOLOGY ENGINEER 机会难得！业内大侠们快来看看喽~~~ 欢迎大家将中英文简历发送到邮箱lulin@nvidia.com，也可以通过论坛给我发短消息，或者加我的MSN lucylinxiyang@hotmail.com。本人将定期更新NV最新招聘信息，欢迎长期关注。（本人就是NV的HR,所有岗位都非猎头哦~） Job Description: Responsible for the development of the physical designmethodologies and flow automation for large and high speed semicustom chipsusing deep submicron processes. This includes evaluating and helping improvethird party tools, developing internal tools and solutions, and supporting thephysical design implementation team. Requirements:- BSEE or BSCS - 3+ years of experience in large VLSI physical designimplementation and automation and methodology. - Strong experience in programming of one of the following area:C/C++, Perl, Python. - Prior experience in timing closure, CTS, power distribution andanalysis, power efficiency, RC extraction and correlation, xtalk analysis,signal EM, place and route, DRC/LVS and tapeout issues. - Working knowledge of deep sub-micron issues. - Should be a power user of P&R and timing analysis CAD toolsfrom Magma (Blast, Talus), Synopsys (ICC/DC/PT/STAR-RC/Astro/PC), Cadence(SOCE), Mentor Graphics(Pinnacle/Olympus) or Atoptech. - Proficiency using Perl, TCL, Make scripting. - Knowledge/Proficiency of C/C++ or any other software language isa plus. - Experience at 40nm and 28nm is a plus. - Circuit level comprehension of time critical paths and Spiceexperience are a plus.
0
|
|
相关推荐
|
|
/6 
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 （电路图） 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证：合字B2-20210191
工商网监
湘ICP备2023018690号
1765
评论
淘帖
1668
