完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我将E203移植到ZYNQ ZU15EG上后,可以运行,但在向其加载程序时,始终报错,报错信息如下,
之前程序烧录成功过两三回,但后来却无法重复了,抓取jtag波形,也有显示,不知道问题出在哪里, 软件是2022.12版的Nuclei Studio win64 使用的调试器是这款,连线TDI、TDO、TMS、TCK、GND、5V、3.3V七根 约束文件整体如下: =========================== Sys Clock & rstn ================================ Clock Signal 50M create_clock -period 20.000 -name sys_clk_pin -waveform {0.000 10.000} -add [get_ports CLK50MHZ] FAGA Rst_n set_property PACKAGE_PIN J17 [get_ports FPGA_rstn] set_property IOSTANDARD LVCMOS33 [get_ports fpga_rstn] —————————————————————————————————————— =========================== Debug JTAG ====================================== set_property -dict {PACKAGE_PIN F16 IOSTANDARD LVCMOS33} [get_ports mcu_TDI] set_property -dict {PACKAGE_PIN J10 IOSTANDARD LVCMOS33} [get_ports mcu_TMS] set_property -dict {PACKAGE_PIN J12 IOSTANDARD LVCMOS33} [get_ports mcu_TDO] set_property -dict {PACKAGE_PIN J11 IOSTANDARD LVCMOS33} [get_ports mcu_TCK] set_property KEEPER true [get_ports mcu_TMS] set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets design_1_i/system_1/inst/dut_io_pads_jtag_TCK_i_ival] set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets design_1_i/system_1/inst/IOBUF_jtag_TCK/O] ———————————— End of Debug JTAG ————————————————— =============================== UART 0 ====================================== set_property -dict {PACKAGE_PIN G13 IOSTANDARD LVCMOS33} [get_ports uart0_tx] set_property -dict {PACKAGE_PIN G11 IOSTANDARD LVCMOS33} [get_ports uart0_rx] —————————————— End of UART 0 ———————————————— GPIOA LEDs set_property -dict {PACKAGE_PIN A17 IOSTANDARD LVCMOS33} [get_ports gpioA_0] set_property -dict {PACKAGE_PIN L19 IOSTANDARD LVCMOS33} [get_ports gpioA_1] set_property -dict {PACKAGE_PIN K20 IOSTANDARD LVCMOS33} [get_ports gpioA_2] set_property -dict {PACKAGE_PIN L20 IOSTANDARD LVCMOS33} [get_ports gpioA_3] KEY set_property -dict {PACKAGE_PIN L18 IOSTANDARD LVCMOS33} [get_ports gpioA_4] 40P set_property -dict {PACKAGE_PIN C16 IOSTANDARD LVCMOS33} [get_ports gpioA_5] set_property -dict {PACKAGE_PIN A15 IOSTANDARD LVCMOS33} [get_ports gpioA_6] set_property -dict {PACKAGE_PIN A16 IOSTANDARD LVCMOS33} [get_ports gpioA_7] OLED Display set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS33} [get_ports gpioA_20] set_property -dict {PACKAGE_PIN H13 IOSTANDARD LVCMOS33} [get_ports gpioA_21] set_property -dict {PACKAGE_PIN H16 IOSTANDARD LVCMOS33} [get_ports gpioA_22] set_property -dict {PACKAGE_PIN J16 IOSTANDARD LVCMOS33} [get_ports gpioA_23] set_property IOSTANDARD LVCMOS12 [get_ports CLK50MHZ] set_property PACKAGE_PIN AM6 [get_ports CLK50MHZ] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks sys_clk_pin] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks sys_clk_pin] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks sys_clk_pin] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks sys_clk_pin] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks sys_clk_pin] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT1]] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT1]] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT1]] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT1]] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT1]] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT1]] set_false_path -from [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT1]] -to [get_clocks sys_clk_pin] set_false_path -from [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT1]] -to [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT0]] set_false_path -from [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT0]] -to [get_clocks sys_clk_pin] set_false_path -from [get_clocks clk_pl_0] -to [get_clocks -of_objects [get_pins design_1_i/system_1/inst/clk_50to16/inst/mmcme4_adv_inst/CLKOUT0]] connect_debug_port dbg_hub/clk [get_nets CLK50MHZ_IBUF_BUFGCE] set_property PACKAGE_PIN K19 [get_ports run_led] set_property IOSTANDARD LVCMOS33 [get_ports run_led] set_property IOSTANDARD LVCMOS33 [get_ports mcu_rstn] set_property PACKAGE_PIN J17 [get_ports mcu_rstn] set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub] set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub] set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub] connect_debug_port dbg_hub/clk [get_nets CLK50MHZ_IBUF] |
|
相关推荐
|
|
只有小组成员才能发言,加入小组>>
在软件SDK中选择不同的下载模式时,是哪个部件更改了QSPI0中寄存器的值?
404 浏览 2 评论
cmt_instret_ena的使能为什么要排除branch等指令造成流水线冲刷的情况?
547 浏览 1 评论
e203 rom启动仅仅是引导到itcm执行指令吗?flash启动就是加载指令到itcm中吗?
574 浏览 1 评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 15:23 , Processed in 0.560070 second(s), Total 75, Slave 58 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号