完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
电子发烧友论坛扫一扫,分享给好友
|
你好,
我有一个PSoC 5的设计,用于监控电路板电源电压水平。 我们有大约10个电源,其中9个正在读取确切的电压,但我有一个问题是3.3V的阅读,这是连接到PSoClinux使用分压电阻网络(50K+50K)。 当我测量一个吸尘器上的电压时,我读到1.65 V,这是可以的,因为1.65×2=3.3V。但是SoC报告了更高的电压,大约3.45伏。 我已经把一个示波器连接到模拟输入上,看到标称为1.65 V以上,在大约500赫兹的频率下,只有在电压分配器之后出现的一个小的重复斜坡,并且不在电源输出端。这个斜坡解释了PSoC在平均后报告更高电压的原因。 为了确保干扰与SOC相关,IE编译了一个版本,将这个感测信号与功率监视器断开,实际上干扰消失了。 我的理论是,我看到的斜坡是因为内部的A/D在我的其他输入之间,而副电容是“记住”旧电压,然后采样一个更高的电压(因为我的感应线通过50K电阻连接,电流不足以使过渡。透明的)。 我试图找到一个修复,而不改变电压DEVIDER到较低的电阻值,我想使采样率慢得多,所以电压可以稳定之前,samplingis作出,但我不能找到这个配置GUI上的选择。 有什么想法吗? 谢谢! 以上来自于百度翻译 以下为原文 Hi , I have a design with the PSOC 5 , that is used to monitor the board power supply voltage levels. we have about 10 power supplies , 9 of them are reading the exact voltage but i have an issue with the 3.3V reading that is connected to the PSOC using a voltage divider resistor network ( 50K + 50K ) . when i measure the voltage on the PSOC using a fluke i read ~1.65V which is OK since 1.65*2=3.3V . but the SOC reports a higher voltage , around 3.45V. I have connected an osciloscope to the analog input and saw that above the nominal 1.65V , at a frequency of about 500hz there is a small repetitive ramp in the voltage that appear only after the voltage divider and is not seen at the power supply output. this ramp explains why the psoc reports a higher voltage after averaging to make sure that the interference is related to the SOC , ive compiled a version disconnecting this sense signal from the power monitor and indeed the interference disappeared. My theory is that the ramp i saw is caused because the internal A/D is muxed between my other inputs and the parazitic capacitance "Remembers" the old voltage and then samples a higher voltage ( since my sense line is connected through 50K resistor , the current is not sufficient to make the transition transparent ) . I am trying to find a fix without changing the voltage devider to lower resistive values , i was thinking to make the sample rate much slower so the voltage can be stable before the sampling is made but i cant find this option on the configuration GUI . Any Ideas? Thanks! |
|
相关推荐
3个回答
|
|
|
你好,
谢谢你的快速回复, 我使用的是“电源监视器”块 (HTTP://wwwyCysP.COM/FIL/135181下载) 我没有看到向块添加一个定时器输入的选项 谢谢 以上来自于百度翻译 以下为原文 Hi, Thanks for the quick reply, I am using the "Power Monitor" block (http://www.cypress.com/file/135181/download) i didn't saw an option to add a timer input to the block thanks |
|
|
|
|
|
您还可以在电源监视器块之前添加一个运算放大器缓冲器,然后THC ADC输入不再影响信号。
您还可以将EOC输出路由到PIN并检查实际采样率。 最后但并非最不重要的是,采样率是由时钟馈入到脚趾电源监视器时钟,所以你可以改变这一点。 以上来自于百度翻译 以下为原文 You can also add an OpAmp buffer before the power monitor block, then thr ADC input should not affect the signal anymore. You can also route the EOC output to a pin and check the actual sample rate. Last but not least, the sample rate is determined by the clock thats fed into toe power monitor clock, so you can vary that. |
|
|
|
|
|
嗨,Hli,
它奏效了! IV在电源监视器块之前增加了一个运算放大器,现在它工作得很好。 非常感谢! 以上来自于百度翻译 以下为原文 Hi Hli, IT WORKED ! Ive added an OpAmp before the power monitor block and now it works perfectly. Thank you very much! |
|
|
|
|
只有小组成员才能发言,加入小组>>
786个成员聚集在这个小组
加入小组cyUSB3014一直显示2.1,不能到3.0情况,谁遇到过
7088 浏览 0 评论
2474 浏览 1 评论
2166 浏览 1 评论
4031 浏览 1 评论
请问可以直接使用来自FX2LP固件的端点向主机FIFO写入数据吗?
2073 浏览 6 评论
CY8C4025LQI在程序中调用函数,通过示波器观察SCL引脚波形,无法将pin0.4(SCL)下拉是什么原因导致?
7566浏览 2评论
CYUSB3065焊接到USB3.0 TYPE-B口的焊接触点就无法使用是什么原因导致的?
6114浏览 2评论
CX3连接Camera修改分辨率之后,播放器无法播出camera的画面怎么解决?
742浏览 2评论
710浏览 2评论
使用stm32+cyw43438 wifi驱动whd,WHD驱动固件加载失败的原因?
7962浏览 2评论
/9
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-12-2 03:46 , Processed in 0.687947 second(s), Total 76, Slave 59 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191

淘帖
1055