完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
当没有电源给该组时,我无法找出IO引脚的状态。
Spartan 6 SelectiO用户指南告诉我以下内容 VCCINT(1.2V),VCCAUX和VCCO电源可以按任何顺序应用。 在FPGA启动配置过程之前,VCCINT,VCCO Bank 2和VCCAUX必须达到数据表中指示的各自最低建议操作电平。 此时,所有输出驱动器都处于高阻态。 VCCO Bank 2,VCCINT和VCCAUX用作内部上电复位(POR)电路的输入。 这是否也适用于无动力的IO银行? 我需要知道的原因与我们系统的启动程序有关。 微控制器和BANK0从总线接收电源。 然后,微控制器启用主电源,VCCINT和VCCAUX以及其他IO bank电源电压施加到FPGA。 微控制器和BANK0现在也从主电源接收电源。电路板上的一些器件与微控制器同时启动,如时钟发生器和一些收发器。 时钟发生器还用于为FPGA生成时钟信号。 我需要知道无源FPGA引脚对时钟信号的影响。 亲切的问候, 罗伯特 以上来自于谷歌翻译 以下为原文 I am having trouble finding out what the state of an IO pin is when no power is applied to that bank. The Spartan 6 SelectIO user guide tells me the following The VCCINT (1.2V), VCCAUX, and VCCO supplies can be applied in any order. Before the FPGA starts the configuration process, VCCINT, VCCO Bank 2 and VCCAUX must have reached their respective minimum recommended operating levels indicated in the datasheet. At this time, all output drivers are in a high-impedance state. VCCO Bank 2, VCCINT, and VCCAUX serve as inputs to the internal power-on reset (POR) circuit. Does this also apply to unpowered IO banks? The reason I need to know has to do with the startup procedure of our system. A microcontroller and BANK0 receive power from a bus. The microcontroller then enables the main power supply and the VCCINT and VCCAUX and the other IO bank supply voltages are applied to the FPGA. The microcontroller and BANK0 now also receive their power from the main supply source. A couple of devices on the board startup simultaneous with the microcontroller like clockgenerators and some transceivers. The clockgenerator is also used for generating clock signals to the FPGA. I need to know what effect the unpowered FPGA pins have on the clocksignals. With kind regards, Robert |
|
相关推荐
1个回答
|
|
IOB的推荐工作条件列为-0.5V至+ 4.0V,并且是
没有相对于Vcco指定,这表明没有可能的钳位二极管 当存储体未通电时,下拉IO引脚。 钳位“二极管”的唯一情况 对于PCI IOStandard是活动的,这些只会在配置后打开。 所以 看起来,当没有供电和设备时,引脚应该是三态的 尚未配置。 输入漏电流的指定不参考Vcco,但是 您可能想要检查当Vcco为0时是否仍然适用10 uA限制。 - Gabor - Gabor 以上来自于谷歌翻译 以下为原文 The recommended operating conditions for the IOB's is listed as -0.5V to +4.0V and is not specified relative to Vcco, which indicates that there are no clamp diodes that might pull down the IO pins when the bank is not powered. The only case where clamp "diodes" are active is for the PCI IOStandard, and these will only turn on after configuration. So it appears that the pins should be tristate when the bank is not powered and the device is not yet configured. Input leakage current is specified without reference to Vcco, but you probably want to check if the 10 uA limit still applies when Vcco is 0. -- Gabor -- Gabor |
|
|
|
只有小组成员才能发言,加入小组>>
2378 浏览 7 评论
2793 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2260 浏览 9 评论
3334 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2426 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
753浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
540浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
363浏览 1评论
1957浏览 0评论
680浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-20 23:34 , Processed in 1.017819 second(s), Total 76, Slave 60 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号