完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我正在制作一块电路板,这是我的第一块带有FPGA的电路板,我遇到了一些问题。
我可以使用我的Platformer Cable USB II编程器连接FPGA和PROM。 当我加载我的位文件时,DONE LED亮起。 我写了一些代码试图让电路板上的LED闪烁。 但是,没有任何反应,并且所有IO引脚都被拉高。 它们似乎只是上拉,因为我将一个2.2K电阻连接到一个,电压下降很多。 我检查了配置,并将其设置为将未使用的IO拉低。 我附上了部分原理图和我的演示代码。 这是我制作的第一块FPGA板,如果您发现任何错误,请告诉我。 编辑:我刚检查状态,GTS_CFG_B和GWE为0,但GHIGH为1.为什么会发生这种情况? 谢谢, 贾斯汀 blink.zip 28 KB 以上来自于谷歌翻译 以下为原文 I am working on a board which is my first with a FPGA on it and I am having some problems. I am able to connect to the FPGA and PROM with my Platformer Cable USB II programmer. When I load my bit file the DONE LED comes on. I wrote some code to try and get the LED on the board to blink. However, nothing happens and all the IO pins are pulled high. They seem to just have pull ups because I attached a 2.2K resistor to one and the voltage dropped considerably. I checked the configuration and it is set to have unused IOs pulled low. I attached part of the schematic and my demo code. This is the first FPGA board I have made so please let me know if you see any mistakes. EDIT: I just checked the status and GTS_CFG_B and GWE are 0 but GHIGH is 1. Why would this happen? Thanks, Justin blink.zip 28 KB |
|
相关推荐
2个回答
|
|
如果您的位文件未使用的I / O引脚设置为下拉,但您的引脚被拉高
它真的看起来部分没有正确配置。 DONE很奇怪 然而,光明来了。 除此之外,设备看起来就像它不会 已配置但配置期间的上拉有效(HSWAPEN或PUDC引脚上为低电平)。 好。 我只是看了你的原理图,看到问题...... DONE需要很高才能启动剩余的启动。 Q1保持不变 在大约.7V(Vbe on)完成,因此对FPGA的反馈看到DONE 永远保持低位。 您可以通过启用“内部”来解决此问题 在bitgen选项中“完成管道”。这允许FPGA在此基础上启动 它的内部DONE信号而不是引脚反馈。 或者你可以从中拉出Q1 董事会并允许DONE走高。 使用外部的主要原因 DONE上的反馈是指您要配置多个部件 需要他们一起开始。 如果没有,内部DONE管道解决方案可以工作。 作为DONE信号上仍有LED的硬件解决方案,请添加 一个串联电阻到Q1的基极,比如3.3K欧姆。 或者用Q1替换Q1 逻辑电平N沟道FET。 问候, 的Gabor - Gabor 以上来自于谷歌翻译 以下为原文 If your bit file has unused I/O pins set to pull down, but your pins are pulled high it really looks like the part did not properly configure. It is strange that the DONE light comes on, though. Other than that the device looks like it would if it were not configured but pullup during config is active (low on HSWAPEN or PUDC pin). O.K. I just looked at your schematic and see the problem... DONE needs to go high to enable the remainder of the startup. Q1 is keeping DONE at about .7V (Vbe on) so the feedback into the FPGA sees DONE being kept low forever. You can work around this by enabling the "internal DONE pipe" in the bitgen options. This allows the FPGA to start up based on its internal DONE signal rather than pin feedback. Or you can pull Q1 from the board and allow DONE to go high. The main reason to use the external feedback on DONE is if you have more than one part to configure and you need them to start up together. If not, the internal DONE pipe solution could work. As a hardware workaround to still have an LED on the DONE signal, either add a series resistor to the base of Q1, say 3.3K ohms. Or replace Q1 with a logic-level N-channel FET. Regards, Gabor -- Gabor |
|
|
|
好抓,Gabor!
签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 Good catch, Gabor! SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
只有小组成员才能发言,加入小组>>
2388 浏览 7 评论
2803 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2270 浏览 9 评论
3338 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2438 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
767浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
551浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
381浏览 1评论
1974浏览 0评论
691浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-27 15:09 , Processed in 1.305018 second(s), Total 78, Slave 61 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号