完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嘿伙计们我是学生,我有Basys FPGA Xilinx Spartan 3E FPGA,-250裸片
(XC3S250E-TQ144)。 基本上我不小心从发送的FPGA附带的ROM中删除了演示 我想重新加载它。 我从Digilent网站上下载了它,我似乎无法编程 .bit文件到FPGA。 我正在使用Adept ExPort。 我得到一个错误信息,告诉我有一个IDCODE错误。 我使用XILINX进入了项目并查看了详细信息。 我注意到设置的目标设备是 XC3S100E-TQ144而不是XC3S250E-TQ144。 所以我改变了,然后我试着 生成编程.bit文件,我得到一个地方和路线错误说: 错误:位置:1018 - 已发现时钟IOB /时钟组件对未放置在最佳时钟IOB / 有人可以帮我重新加载演示文件到FPGA吗? 任何帮助是极大的赞赏。 以上来自于谷歌翻译 以下为原文 Hey guys i am a student and i have the Basys FPGA Xilinx Spartan 3E FPGA, -250 die (XC3S250E-TQ144). Basically i accidentally erased the demo from the ROM which the FPGA came with when it shipped and i want to reload it. I went and downloaded it from the Digilent website and i cannot seem to program the .bit file to the FPGA. I am using Adept ExPort. I get an error messege telling me that there is a IDCODE error. I went into the project using XILINX and looked at the details. I noticed that the target device which was set was the XC3S100E-TQ144 and not the one i have which is XC3S250E-TQ144. So i changed that and then i tried to generate the programming .bit file and i get a place and route error saying this: ERROR:Place:1018 - A clock IOB / clock component pair have been found that are not placed at an optimal clock IOB / Can someone help me to reload the demo file to the FPGA? Any help is greatly appreciated. |
|
相关推荐
8个回答
|
|
我的问题是如此微不足道,没有人愿意帮忙吗?
Cmon fellas我可以 真的在这里用一只手。 这是为了学校。 我有一个我需要的任务 完成使用演示。 消息编辑由exgreyfox于04-09-2009 05:14 PM 以上来自于谷歌翻译 以下为原文 Is my problem so trivial that no one is willing to help? Cmon fellas i could really use a hand here. This is for school. I have an assignment i need to complete using the demo. Message Edited by exgreyfox on 04-09-2009 05:14 PM |
|
|
|
您是否尝试过联系Digilent的支持?
它们是能够解决这个问题的最佳选择,并且可能会将文件放在可以快速提供给您的地方。 ------您是否尝试在Google中输入问题? 如果没有,你应该在发布之前。太多结果? 尝试添加网站:www.xilinx.com 以上来自于谷歌翻译 以下为原文 Have you tried contacting the support at Digilent? They are the best ones to be able to get this resolved and likely have the files sitting around somewhere that they can quickly provide to you. ------Have you tried typing your question into Google? If not you should before posting. Too many results? Try adding site:www.xilinx.com |
|
|
|
嗨,
我也从digilent购买了BASYS .. XC3S100E板。 你必须从digilent cd安装Jtag下载器。 我试过了,它不能直接从IMPACT下载。 安装完成后,进入开始 - >所有程序 - > digilent - > adept - > ExPort。 代码应该在CD本身内部Basys_1.1 BasysDemo_ISEproject ..我也删除了我的演示代码。 它可以从cd再次轻松下载。 GS CH'NG, KDUPG学生。 以上来自于谷歌翻译 以下为原文 Hi, I bought BASYS from digilent too.. XC3S100E board. You have to install the Jtag downloader from digilent cd. I have tried, it cant directly download from IMPACT. after you install, you go to Start -> All program -> digilent -> adept -> ExPort . The code should be inside the CD itself Basys_1.1BasysDemo_ISEproject .. I have deleted my demo code as well. it can be easily download again from cd. GS CH'NG, KDUPG student. |
|
|
|
如果您尚未修复它,请在原始MainBasys.ucf文件的停止位置下面调整代码。
新的ISE需要前两行来消除您收到的错误消息。 NET“CLK2”CLOCK_DEDICATED_ROUTE = FALSE; NET“CLK1”CLOCK_DEDICATED_ROUTE = FALSE; 以上来自于谷歌翻译 以下为原文 If you haven't already fixed it, pace the code below at the stop of your original MainBasys.ucf file. The new ISE requires the first two lines to eliminate the error message you're getting. NET "CLK2" CLOCK_DEDICATED_ROUTE = FALSE; NET "CLK1" CLOCK_DEDICATED_ROUTE = FALSE; |
|
|
|
如果您尚未修复它,请将代码放在originalMainBasys.ucf文件的顶部。
新的ISE需要前两行来消除您收到的错误消息。 NET“CLK2”CLOCK_DEDICATED_ROUTE = FALSE; NET“CLK1”CLOCK_DEDICATED_ROUTE = FALSE; 以上来自于谷歌翻译 以下为原文 If you haven't already fixed it, place the code below at the top of your original MainBasys.ucf file. The new ISE requires the first two lines to eliminate the error message you're getting. NET "CLK2" CLOCK_DEDICATED_ROUTE = FALSE; NET "CLK1" CLOCK_DEDICATED_ROUTE = FALSE; |
|
|
|
是的家伙我通过添加以下代码行来使其工作:
正常 0 假 假 假 EN-US X-NONE X-NONE MicrosoftInternetExplorer4 / *风格定义* / table.MsoNormalTable {mso-style-name:“表正常”; MSO的tstyle-rowband尺寸:0; MSO的tstyle-colband尺寸:0; MSO的风格noshow:是; MSO的风格优先:99; MSO的风格qformat:是的; MSO的风格父母:“”; mso-padding-alt:0 in 5.4pt 0in 5.4pt; MSO的第利润率:0in; MSO - 对 - 边距:.0001pt; MSO的分页:寡妇,孤儿; 字体大小:11.0pt; FONT-FAMILY: “宋体”, “无衬线”; MSO-ASCII-FONT-FAMILY:宋体; MSO-ASCII的主题字体:小的拉丁; mso-fareast-font-family:“Times New Roman”; MSO的远东主题的字体:小调远东; MSO的汉斯 - FONT-FAMILY:宋体; MSO的汉斯 - 主题字体:小的拉丁; mso-bidi-font-family:“Times New Roman”; MSO的比迪烟,主题字体:小的,比迪;} NET“CLK1” CLOCK_DEDICATED_ROUTE = FALSE; 板载测试现在工作正常,所有开关都工作,7段也是如此。 唯一有用的东西 是VGA测试。 当我插入22英寸LCD显示屏时,屏幕上没有显示任何内容。 有任何想法吗? 以上来自于谷歌翻译 以下为原文 Yeah guys I was able to get it to work by adding the following line of code: NET "CLK1"CLOCK_DEDICATED_ROUTE = FALSE; The onboard test now works fine, all the switches work and so does the 7 segment. The only thing that dosent work is the VGA test. Nothing shows up on the screen when i plug in my 22 inch LCD display. Any ideas? |
|
|
|
SW7激活VGA演示(Down = On,Up = Off)
以上来自于谷歌翻译 以下为原文 VGA demo is activated by SW7 (Down = On, Up = Off) |
|
|
|
|
|
|
|
只有小组成员才能发言,加入小组>>
2388 浏览 7 评论
2804 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2270 浏览 9 评论
3338 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2440 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
768浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
551浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
386浏览 1评论
1975浏览 0评论
692浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-29 15:14 , Processed in 1.395693 second(s), Total 93, Slave 76 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号