完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
喜
据我所知,有些xilinx FPGA具有DSP Slice(DSP48E)。 在fpga设计摘要中,我看到切片寄存器,切片LUT,占用切片等以及DSP48E的单独行。 我的问题是 - 1)DSP48E切片是整个切片数量的一部分还是它们在FPGA上共享资源? 2)如果我们没有进行任何DSP操作,那么DSP48E Slice是否可以用于实现某些常规逻辑,或者这些DSP Slice是否专门用于实现DSP(mult / carry-add)类型的操作? 谢谢。 ž。 以上来自于谷歌翻译 以下为原文 hi, i understand that some xilinx FPGAs have DSP slices (DSP48E). in the fpga design summary, i see slice registers, slice LUTs, occupied slices etc. and a seperate row for DSP48Es. my questions are - 1) are the DSP48E slices part of the overall slice count or are they seperate resources on the FPGA alltogether? 2) if we are not doing any DSP operation, then can the DSP48E slices be used to implement some regular logic or are these DSP slices specifically for implementing DSP (mult/carry-add) type of operations only? thanks. z. |
|
相关推荐
6个回答
|
|
嗨Z.
1)否,DSP切片不计入正常的LUT /寄存器报告中。 它们是完全分开的 2)绝对! 你可以用它们做任何事情。 他们非常灵活。 我建议为该片段阅读相关的UG以更好地了解其功能。 你提到了Virtex 5中的DSP48E: http://www.xilinx.com/support/documentation/user_guides/ug193.pdf www.xilinx.com 以上来自于谷歌翻译 以下为原文 Hi Z. 1) No, DSP slices are not counted in the normal LUT/register reports. They are totally separate 2) Absolutely! You can use them for anything. They are very flexible. I recommend reading the relevant UG for that slice to get a better idea of the capabilities. You mention DSP48E which was in Virtex 5: http://www.xilinx.com/support/documentation/user_guides/ug193.pdf www.xilinx.com |
|
|
|
感谢您的投入。
我将通过文档。 你提到我们也可以在DSP48E Slice中实现常规逻辑。 我只需要对这方面做一些澄清。 我在fpga上做的设计,如果他们没有特定的多/添加类型的操作,那么在这种情况下,我通常看到dsp48E切片在设计摘要中具有0%的利用率。 那么我们是否需要专门指导ISE工具使用DSP48E切片来实现“常规”逻辑或者ISE工具是否自行决定? 或者 - 在什么情况下,该工具是否决定使用DSP48E来实现常规逻辑? 请告诉我 ... 谢谢, ž。 以上来自于谷歌翻译 以下为原文 thanks for the inputs. i will go through the doc. you mention that we can implement regular logic in the DSP48E slice as well. i just needed some clarification on that aspect. the designs i've made on fpga, if they dont have a specific mult/add type of operation, then in that case, i've generally seen the dsp48E slice to have 0% utilization in the design summary. so do we need to specifically guide the ISE tool to use DSP48E slices to implement "regular" logic or does the ISE tool decide itself? or - under what case, does the tool decide it will use DSP48E to implement regular logic as well? please let me know ... thanks, z. |
|
|
|
你好,
有关该信息,请参阅XST用户指南: http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/xst_v6s6.pdf 具体来说,第7章解释了综合工具如何推断在什么条件/编码风格下使用什么结构。 一般来说,XST主要只推断乘法器,加法器,累加器/计数器等。如果你想做按位逻辑,多路复用器,比较器,SIMD模式等,那么你需要实例化原语或使用类似DSP的IP 核心中的宏。 www.xilinx.com 以上来自于谷歌翻译 以下为原文 Hello, For that information, you should refer to the XST user guide: http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/xst_v6s6.pdf Specifically, Chapter 7 explains how the synthesis tool infers what structure to use under what conditions/coding styles. In general, XST will mostly only infer multipliers, adders, accumulators/counters, etc. If you want to do bitwise logic, muxes, comparators, SIMD mode, etc, then you will need to instantiate the primitive or use an IP like the DSP Macro in coregen. www.xilinx.com |
|
|
|
>>)绝对!
你可以用它们做任何事情。 它们非常灵活。我喜欢dsp48块,但我不会那么远。 最重要的是,你不能用它们实现LUT。 添加/子(SIMD或其他),模式检测,移位器,宽xor都可以。 - 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。 以上来自于谷歌翻译 以下为原文 >> ) Absolutely! You can use them for anything. They are very flexible. I like dsp48 block but I wouldn't go that far. Most importantly you can not implement a LUT with them. add/sub (SIMD or otherwise), pattern detection, shifter, wide xor are ok though. - Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. |
|
|
|
是的,好的一点。
该声明有点误导。 谢谢你抓住我! 更确切地说,我应该说“你可以将它们用于除了mult / add之外的许多通用逻辑需求。” www.xilinx.com 以上来自于谷歌翻译 以下为原文 Yeah, good point. That statement was a little misleading. Thanks for catching me! To be more precise, I should have said that "you can use them for many of your generic logic needs beyond mult/add." www.xilinx.com |
|
|
|
1)DSP48E切片是整个切片数量的一部分还是它们在FPGA上共享资源?
我的答案是否定的。 这些是硬块,并且能够以多少方式进行混淆。 它始于48个diffrenent配置,这就是为什么它被称为dsp48,现在这个块功能超过100个 2)如果我们没有进行任何DSP操作,那么DSP48E Slice是否可以用于实现某些常规逻辑,或者这些DSP Slice是否专门用于实现DSP(mult / carry-add)类型的操作? 工具将照顾dsp48切片它会在需要时推断dsp48取决于你的逻辑。 您可以查看综合和实施报告 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 1) are the DSP48E slices part of the overall slice count or are they seperate resources on the FPGA alltogether? I am answer is No as well . These are the hard block and able to confgirue in the number of way . It was started with 48 diffrenent configuration thats why its called dsp48 , Now this block capble of more than 100 functions 2) if we are not doing any DSP operation, then can the DSP48E slices be used to implement some regular logic or are these DSP slices specifically for implementing DSP (mult/carry-add) type of operations only?. tool will take care for dsp48 slice it will infer dsp48 whenever it needed depends upon you logic. You may look into synthesis ans implementations reports Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1148浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
582浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
448浏览 1评论
2003浏览 0评论
727浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-22 19:01 , Processed in 1.430434 second(s), Total 88, Slave 72 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号