完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我正在做“开始”实验的例子,在Lab7的过滤器设计中有一个问题:与黄金参考设计保持紧密匹配所需的最小位数是多少?
我找到了VHDL黄金参考指南,但我不确定这个问题是否完全引用了本文档。 谁能告诉我或指导我回答这个问题的来源? 以上来自于谷歌翻译 以下为原文 I am doing the examples 'getting started' labs and in the Lab7 on filter design there is a question: What is the minimal number of bits that are required to maintain a close match to the golden reference design? I found The VHDL Golden Reference Guide, but I am not sure if the question references to exactly this document. Could anyone tell me or direct me to the source that would answer this question? |
|
相关推荐
4个回答
|
|
我觉得你很困惑。
Doulos指南是一种语言参考,与特定设计的实现方式无关。 ----------------------------是的,我这样做是为了谋生。 以上来自于谷歌翻译 以下为原文 I think you're very confused. The Doulos guide is a language reference, which has nothing to do with how a specific design is implemented. ----------------------------Yes, I do this for a living. |
|
|
|
不,这里没有提到任何具体的文件。
通过“黄金参考设计”,它指的是“理想”或“黄金”数据的simulink设计。 www.xilinx.com 以上来自于谷歌翻译 以下为原文 No, it is not referring to any specific doc here. By 'golden reference design,' it is referring to the simulink design which is the 'ideal' or 'golden' data.www.xilinx.com |
|
|
|
好吧,那么任何想法应该是多少比特?
以上来自于谷歌翻译 以下为原文 Well, then any ideas what should be the number of bits? |
|
|
|
我认为问题是要求你插入一个量化器并尝试不同数量的比特,看看能得到好结果的最小比特数是多少。
为了能够首先回答这个问题,您需要一个“紧密匹配”的度量标准(如浮点和量化输出之间差异的mse)。 然后,您开始使用越来越少的位进行量化。 从“紧密匹配”到“不再那么接近”的任何位数都是您正在寻找的数字。 - 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。 以上来自于谷歌翻译 以下为原文 I think the question is asking you to insert a quantizer and try different number of bits and see what is the the smallest number of bits which would give good results. To be able to answer this question first you need a metric for "close match" (like the mse of the difference between floating point and quantized outputs). Then you start quantizing with smaller and smaller number of bits. Which ever bits crosses from "close match" to "not so close anymore" is the number you are looking for.- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. |
|
|
|
只有小组成员才能发言,加入小组>>
2165 浏览 7 评论
2608 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2080 浏览 9 评论
3152 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2197 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
429浏览 1评论
1527浏览 1评论
在使用xc5vsx95T时JTAG扫片不成功,测量TDO无信号输出
2180浏览 0评论
511浏览 0评论
1644浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-4-27 07:24 , Processed in 0.916458 second(s), Total 76, Slave 60 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号