完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
大家好...
我发帖只是为了收集意见。 我的经理面临着一个强烈的争论,即从FPGA中的IO线接收的数据可以通过相同FPGA上的JTAG引脚进行路由。 我说不......我的老板说是的。 目的是我们计划设计一个Xilinx JTAG编程器。 我说我们不能通过JTAG线路发送自定义数据......我的老板说他已经为altera JTAG Programmer做了这样的事情。 他还说,使用JTAG引脚可以大大减少编程开销。 我也有一些建议,为了充当JTAG主设备,应该使用FPGA上的IO引脚。 据我所知,JTAG引脚用于接收配置信息并响应从影响发送的命令。 我可能要知道的任何其他事情。 任何XAPP或UG都可能需要阅读。 我读过XAPP058它没有说硬件的任何东西.. 请评论你的意见.. 以上来自于谷歌翻译 以下为原文 Hello everyone... I am posting this just for collecting opinions. I am facing a strong argument from my manager that the data received from the IO lines in an fpga can be routed through JTAG Pins on the same FPGA . I say no... my boss says yes. The purpose is that we are planning to design a Xilinx JTAG programmer. I say that we can not send custom data through the JTAG lines... My boss says that he has done that for altera JTAG Programmer. He also says that the programming overhead reduces by a huge amount by using JTAG pins . I also got some suggestions that In order to act as a JTAG master one should use IO pins on the FPGA. As far as I know the JTAG pins are used for receiving the configuration information and responds to the commands sent from impact. Any thing else I may have to know. any XAPP's or UG's I may have to read. I read XAPP058 It doesn't say anything about the hard ware.. Please comment your opinions on this.. |
|
相关推荐
2个回答
|
|
大家好...
我发帖只是为了收集意见。 我的经理面临着一个强烈的争论,即从fpga中的IO线接收的数据可以通过相同FPGA上的JTAG引脚进行路由。 我说不......我的老板说是的。 目的是我们计划设计一个Xilinx JTAG编程器。 我说我们不能通过JTAG线路发送自定义数据......我的老板说他已经为altera JTAG Programmer做了这样的事情。 他还说,使用JTAG引脚可以大大减少编程开销。 我也有一些建议,为了充当JTAG主设备,应该使用FPGA上的IO引脚。 据我所知,JTAG引脚用于接收配置信息并响应从影响发送的命令。 我可能要知道的任何其他事情。 任何XAPP或UG都可能需要阅读。 我读过XAPP058它没有说硬件的任何东西.. 请评论你的意见.. 以上来自于谷歌翻译 以下为原文 Hello everyone... I am posting this just for collecting opinions. I am facing a strong argument from my manager that the data received from the IO lines in an fpga can be routed through JTAG Pins on the same FPGA . I say no... my boss says yes. The purpose is that we are planning to design a Xilinx JTAG programmer. I say that we can not send custom data through the JTAG lines... My boss says that he has done that for altera JTAG Programmer. He also says that the programming overhead reduces by a huge amount by using JTAG pins . I also got some suggestions that In order to act as a JTAG master one should use IO pins on the FPGA. As far as I know the JTAG pins are used for receiving the configuration information and responds to the commands sent from impact. Any thing else I may have to know. any XAPP's or UG's I may have to read. I read XAPP058 It doesn't say anything about the hard ware.. Please comment your opinions on this.. |
|
|
|
大家好...
我发帖只是为了收集意见。 我的经理面临着一个强烈的争论,即从fpga中的IO线接收的数据可以通过相同FPGA上的JTAG引脚进行路由。 我说不......我的老板说是的。 目的是我们计划设计一个Xilinx JTAG编程器。 我说我们不能通过JTAG线路发送自定义数据......我的老板说他已经为altera JTAG Programmer做了这样的事情。 他还说,使用JTAG引脚可以大大减少编程开销。 我也有一些建议,为了充当JTAG主设备,应该使用FPGA上的IO引脚。 据我所知,JTAG引脚用于接收配置信息并响应从影响发送的命令。 我可能要知道的任何其他事情。 任何XAPP或UG都可能需要阅读。 我读过XAPP058它没有说硬件的任何东西.. 请评论你的意见.. 以上来自于谷歌翻译 以下为原文 Hello everyone... I am posting this just for collecting opinions. I am facing a strong argument from my manager that the data received from the IO lines in an fpga can be routed through JTAG Pins on the same FPGA . I say no... my boss says yes. The purpose is that we are planning to design a Xilinx JTAG programmer. I say that we can not send custom data through the JTAG lines... My boss says that he has done that for altera JTAG Programmer. He also says that the programming overhead reduces by a huge amount by using JTAG pins . I also got some suggestions that In order to act as a JTAG master one should use IO pins on the FPGA. As far as I know the JTAG pins are used for receiving the configuration information and responds to the commands sent from impact. Any thing else I may have to know. any XAPP's or UG's I may have to read. I read XAPP058 It doesn't say anything about the hard ware.. Please comment your opinions on this.. |
|
|
|
只有小组成员才能发言,加入小组>>
2384 浏览 7 评论
2800 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2264 浏览 9 评论
3336 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2431 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
757浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
547浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
369浏览 1评论
1965浏览 0评论
684浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-24 20:18 , Processed in 1.599984 second(s), Total 81, Slave 64 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号