完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,
我正在使用zynq zc702,我设计了几个自定义ip,它们用verilog模块编写,并且将驻留在PL部分,现在我的设计工作正常,ps和pl通信意味着即用自定义ip的ARM完成..但是 我的verilog设计有clk输入,我需要测量,执行我的verilog模块所需的时间,从模拟,我知道已经过了多少clk周期,所以很容易找到。 但PL部分的频率是多少? 是FCLK_CLK0? 现在在我的自定义IP中,我不得不使用Bus2IP_Clk作为我的verilog设计的clk输入。这和我的zynq板的时钟频率一样吗? 问候 以上来自于谷歌翻译 以下为原文 Hi, I am using zynq zc702 and I have designed couple of custom ip which are written in verilog module and would reside in PL section, now my design is working fine and the ps and pl communicatioo means i.e. arm with custom ip is done..but in my verilog design there is clk input and I need to measure ,the time required for executing my verilog module, from simulation, I know how many clk cycle has been elapsed ,so it would be easire to find out . but what is the frequncy of PL section..? is it FCLK_CLK0? now in my custom ip, i had to use Bus2IP_Clk as clk input to my verilog design..so is this same as clock frequncy of my zynq board? regards |
|
相关推荐
7个回答
|
|
喜悦,
您的自定义IP具有名为S_AXI_ACLK的端口,现在与IP2BUS_clk相同。现在检查XPS中的.mhs,如果您发现在FCLK_CLK0中端口映射到S_AXI_ACLK(这通常会发生)..那么FCLK_CLK0是您的IP的时钟源。 在Zynq标签的XPS中,点击时钟生成,你会发现FCLK_CLK0的频率......通常为50Mhz ...... 我更喜欢使用vivado和IPI进行这种设计......这个端口连接似乎很清楚.. 谢谢 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Joy, Your custom IP has port called S_AXI_ACLK now this same as IP2BUS_clk..now check the .mhs in XPS, if you find that in FCLK_CLK0 is port mapped to S_AXI_ACLK ( this usually happens)..Then FCLK_CLK0 is the clock source to your IP. In XPS from Zynq tab,,click on clock generation, you would find the frequncy of FCLK_CLK0..usually 50Mhz... I would prefer to use vivado and IPI for this designs..as this port connections seems to be much clear there.. thanks View solution in original post |
|
|
|
表25-1,ug585
可以将AXI总线时钟选择为某些数值。 选择100 MHz,133和200 MHz也是如此。 因此,您选择的时钟和设置将为您提供正在发生的事情...... 表25-2列出了所有可用的外设时钟速率,它们是CPU系统时钟的倍数。 25-3列出了例子。 25-10列出了您请求的clcoks。 Austin Lesea主要工程师Xilinx San Jose 以上来自于谷歌翻译 以下为原文 table 25-1, ug585 The AXI bus clock may be selected to be some number of values. 100 MHz is a selection, as are 133, and 200 MHz. So, the clock you choose and the settings, will provide you with what is happening... Table 25-2 lists all the available peripheral clock rates as a multiple of the system clock for the CPU's. 25-3 lists examples. 25-10 lists the clcoks you requested. Austin Lesea Principal Engineer Xilinx San Jose |
|
|
|
喜悦,
您的自定义IP具有名为S_AXI_ACLK的端口,现在与IP2BUS_clk相同。现在检查XPS中的.mhs,如果您发现在FCLK_CLK0中端口映射到S_AXI_ACLK(这通常会发生)..那么FCLK_CLK0是您的IP的时钟源。 在Zynq标签的XPS中,点击时钟生成,你会发现FCLK_CLK0的频率......通常为50Mhz ...... 我更喜欢使用vivado和IPI进行这种设计......这个端口连接似乎很清楚.. 谢谢 以上来自于谷歌翻译 以下为原文 Joy, Your custom IP has port called S_AXI_ACLK now this same as IP2BUS_clk..now check the .mhs in XPS, if you find that in FCLK_CLK0 is port mapped to S_AXI_ACLK ( this usually happens)..Then FCLK_CLK0 is the clock source to your IP. In XPS from Zynq tab,,click on clock generation, you would find the frequncy of FCLK_CLK0..usually 50Mhz... I would prefer to use vivado and IPI for this designs..as this port connections seems to be much clear there.. thanks |
|
|
|
嘿
我从你的主题中受到启发,我有一个类似但不同的问题,我已经使用ip pakager设计了一个参数化计数器,现在我创建一个新的系统,我称之为Ip,现在用户更改了参数,即计数器宽度。 现在,因为我将输出作为外部输出,但如何给出时钟和重置以及独立运行用于行为模拟 所以任何解决方案,其次,我需要使用PS部分为我的IP驱动时钟 或者测试台足以运行行为模拟 其次我可以生成一个位文件并在Zedboard上测试该设计,然后如何编写ucf / xdc文件。 请帮助我,我正在努力解决这个问题,从120小时开始 以上来自于谷歌翻译 以下为原文 HEY I am inspired from your topic , i Have a similar but different problem , I Have design a parameterised counter using ip pakager now i make a new system where i called that Ip , now user changed parameter i.e. counter width . now since i made output as external but how to give clock and reset and standalone run that for behavioural simulation so any solution to that , secondly do i need to use PS section to drive clock for my IP or A test bench is sufficient to run the behavioural simulation secondly can i generate a bit file and test that design on Zedboard , then how to write the ucf/xdc file. please help me , i am working to resolve such from lasr 120 hours |
|
|
|
你可以给你的设计PDF,这样我们就可以做这样的练习
我们将感激你 以上来自于谷歌翻译 以下为原文 can you give your design PDF so we can do such exercise we will be grateful to you |
|
|
|
拉夫,
请不要在多个主题中发布您的请求的多个副本。 请不要在已标记为“已解决”的主题中提出新问题或新问题。 请在您已创建的主题中继续讨论您的问题。 - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 gaurav, Please do not post multiple copies of your request in multiple threads. And please do not pose a new question or problem in a thread which has already been marked as 'solved'. Please keep discussion of your issue in the thread you have already created. -- Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
对不起,我将在未来和论坛的礼仪照顾这个
以上来自于谷歌翻译 以下为原文 Sorry , I will take care of the this in future and decorum of forum |
|
|
|
只有小组成员才能发言,加入小组>>
2413 浏览 7 评论
2820 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3371 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2456 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1029浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
576浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
434浏览 1评论
1998浏览 0评论
721浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-18 13:27 , Processed in 1.355519 second(s), Total 91, Slave 74 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号