完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,
我对Xilinx ISE中生成的报告有疑问。 我有一个设计,我正在检查综合和布局和路线报告。我对我的设计进行了一些更改并实施了它。 我想检查更改的启动和逻辑利用率,但报告是相同的。我尝试了很多次更改并多次实现了设计,但报告始终是相同的。 任何想法为什么这些报告没有更新。 谢谢 迪娜 以上来自于谷歌翻译 以下为原文 Hi, I have a question regarding reports generated in Xilinx ISE. I have a design, and I am checking the synthesis and place and route reports. I applied some changes to my designs and implemented it. I wanted to check the changes in timing and logic utilization, but the reports are the same. I tried many changes and implemented the design many times, but the reports are always the same. Any ideas why these reports are not updated. Thanks Dina |
|
相关推荐
4个回答
|
|
您确定要编辑正确的文件吗?
将RTL代码引入项目时,您有两种选择 - 将文件保留在原来的位置,或将它们复制到项目中。 如果将它们复制,则每个文件将有两个副本 - 项目外部的原始文件和内部复制的文件。 如果您编辑原始文件(不使用ISE中的文本编辑器),那么它将无效 - 该工具将使用项目目录中的副本。 事实上,你必须强制工具重新合成设计,因为它会(正确地)认为源文件没有改变,因此旧的综合运行是最新的。 如果你强制它,那么它将继续重新生成完全相同的结果。 如果情况并非如此,那么我们很难告诉你该怎么做。 如果有疑问,清理项目总是一个好主意(项目 - >清理项目文件...) Avrum 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Are you sure you are editting the right files? When you bring RTL code into a project, you have two choices - to leave the files where they are, or to copy them into your project. If you copy them in, then there will be two copies of each file - the original file that exists outside the project and the copied file that lives inside. If you edit the original file (not using the text editor in ISE), then it will have no effect - the tool will use the copy in the project directory. In fact, you would have to force the tools to resynthesize the design, since it would (correctly) think that the source files haven't change so the old synthesis run is up to date. If you did force it, then it would proceed to regenerate exactly the same results. If this is not the case, then its hard for us to tell you what to do. When in doubt cleaning up the project is always a good idea (Project -> Clean up project files...) Avrum View solution in original post |
|
|
|
您确定要编辑正确的文件吗?
将RTL代码引入项目时,您有两种选择 - 将文件保留在原来的位置,或将它们复制到项目中。 如果将它们复制,则每个文件将有两个副本 - 项目外部的原始文件和内部复制的文件。 如果您编辑原始文件(不使用ISE中的文本编辑器),那么它将无效 - 该工具将使用项目目录中的副本。 事实上,你必须强制工具重新合成设计,因为它会(正确地)认为源文件没有改变,因此旧的综合运行是最新的。 如果你强制它,那么它将继续重新生成完全相同的结果。 如果情况并非如此,那么我们很难告诉你该怎么做。 如果有疑问,清理项目总是一个好主意(项目 - >清理项目文件...) Avrum 以上来自于谷歌翻译 以下为原文 Are you sure you are editting the right files? When you bring RTL code into a project, you have two choices - to leave the files where they are, or to copy them into your project. If you copy them in, then there will be two copies of each file - the original file that exists outside the project and the copied file that lives inside. If you edit the original file (not using the text editor in ISE), then it will have no effect - the tool will use the copy in the project directory. In fact, you would have to force the tools to resynthesize the design, since it would (correctly) think that the source files haven't change so the old synthesis run is up to date. If you did force it, then it would proceed to regenerate exactly the same results. If this is not the case, then its hard for us to tell you what to do. When in doubt cleaning up the project is always a good idea (Project -> Clean up project files...) Avrum |
|
|
|
非常感谢您的回复。
我清理了项目文件,现在一切正常。 正如你所说,似乎由于sourse文件没有改变,工具认为旧的综合运行是最新的。 谢谢agian, 迪娜 以上来自于谷歌翻译 以下为原文 Thank you very much for your reply. I cleaned up the project files and everything is working correctly now. As you said, it seems that as the sourse files hadn't changed, the tools thought that the old synthesis run was up to date. Thank you agian, Dina |
|
|
|
dina.dina写道:
非常感谢您的回复。 我清理了项目文件,现在一切正常。 正如你所说,似乎由于sourse文件没有改变,工具认为旧的综合运行是最新的。 谢谢agian, 迪娜 您是否还注意到Avrum还说了什么? 当您创建项目和/或向其添加源时,您是否让ISE从某处复制了源代码,或者您是否让它引用了源代码? 因为前者创建了源的副本并将它们转储到项目的构建目录中,所以您必须编辑这些副本而不是原始副本。 当然这样做(允许ISE制作副本)是逆行的愚蠢,永远不应该使用。 ----------------------------是的,我这样做是为了谋生。 以上来自于谷歌翻译 以下为原文 dina.dina wrote:Did you also note what else Avrum said? When you created the project and/or added sources to it, did you let ISE copy the sources from somewhere or did you let it reference the sources? Because the former creates copies of the sources and dumps them into the project's build directory, so you have to edit those copies and not the originals. Of course doing it this way (allowing ISE to make copies) is retrograde stupid and should never ever be used. ----------------------------Yes, I do this for a living. |
|
|
|
只有小组成员才能发言,加入小组>>
2429 浏览 7 评论
2830 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2298 浏览 9 评论
3378 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2468 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1302浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
592浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
455浏览 1评论
2010浏览 0评论
736浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-27 11:56 , Processed in 1.540463 second(s), Total 82, Slave 66 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号