完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好,
使用创建者1,您可以使用内置的IMO时钟源的USB没有任何问题(与CYC855 88Lti114 ES1,……AXI - 60 ES1和PSoC 3生产设备的经验)。 为什么这个选项在2取消?我没有注意到任何问题。这可以在未来的更新中被重新激活吗? 拜伊 弗兰兹 以上来自于百度翻译 以下为原文 Hi, using Creator 1.0 you can use USB with the built in IMO clock source without any problems (experiences with the cyc85588-LTI114 ES1, ...AXI-60 ES1 and PSoC 3 Production devices). Why was this option cancelled in 2.0? I didn't noticed any problems. Could this be optional reactivated in future updates? Bye Franz |
|
相关推荐
22个回答
|
|
PSOC5IMO没有它应该的那样好,我想你需要用PoS5与USB的晶体。我认为PSOC3应该没有XTAL。
以上来自于百度翻译 以下为原文 PSOC5 IMO is not as good as it supposed to be, I think you need crystal for PSOC5 with USB. The PSOc3 should be OK without xtal I think. |
|
|
|
是否有必要将外部晶体作为PSOC5器件的时钟源?
这取决于使用PSOC5的应用。PSOC5设备家族在IMO上具有5%的容忍度。如果您的PSOC5应用程序具有严格的时序要求,则必须有一个精确的时钟源。特别地,对于具有UART或USB的通信组件的项目,必须使用PSOC5使用外部MHz晶体。 以上来自于百度翻译 以下为原文 Is it mandatory to have an external crystal as the clock source for PSoC5 device? It depends on the application in which PSoC5 is used. The PSoC5 device family has a tolerance of 5% on the IMO. If your PSoC5 application has strict timing requirements it is necessary to have an accurate clock source. Especially, for projects that have communication components such as UART or USB, it is mandatory to use external MHz crystal with PSoC5 |
|
|
|
下面列出的是PSOC5的推荐晶体和电容器。
CY8CKIT-050: Y3 晶体24.000兆赫20PF SMD ECS公司 ECS-240-205PX-TR C30,C31 CAP,CER,22 PF,50V,5%,COG,0603,SMD 松下心电图 ECJ-0EC1H220J CY8CKIT-010: Y2 晶体,24兆赫,30 ppm,HC49,SMD ECS公司 ECS-240-125PX-TR C26,C27 CAP,CER,12 PF,50V,5%,COG,0603,SMD 村田电子北美公司 GRM1885 C1H120 JA01D 在CY8CKIT-010(PSoC CY8C55处理器模块)的情况下,晶体和相应的电容器(C26和C27)应该如下图所示安装: 如果cy8ckit-050,水晶和相应的电容器(C30、C31)应安装如下图所示: 以上来自于百度翻译 以下为原文 Listed below are the recommended crystal and the capacitors for PSoC5. CY8CKIT-050:
CY8CKIT-010:
In case of CY8CKIT-050, the crystal and the corresponding capacitors(C30 and C31) should be mounted as shown in the picture below: |
|||
|
|||
为了在PSoC Creator项目中使用外部MHz晶体,需要在项目的设计范围内的资源文件中进行以下设置:
以上来自于百度翻译 以下为原文 In order to use the external MHz crystal in your PSoC Creator project, the following setting needs to be done in the Design Wide resource file of the project: |
|
|
|
哎呀,我猜出了什么事。附加具有相同内容的PDF。
MHZCHILATAL.PDF 410.4 K 以上来自于百度翻译 以下为原文 Oops, something went wrong I guess. Attaching a pdf that has the same content.
|
|
|
|
这真的是一个12pf电容为010?图像显示22PF电容器,数据表表示相同(AN5439也是)。
以上来自于百度翻译 以下为原文 Is it really a 12pF capacitor for the -010? The image shows 22pF capacitors, and the datasheet says the same (and AN54439 too).. |
|
|
|
为什么不使用IMO作为USB选项呢?可能显示警告或通知?正如我所说,我没有任何失败与创建者1。
我想WHH外部晶体,你会失去灵活性的一些应用程序。 拜伊 以上来自于百度翻译 以下为原文 Why not leave using IMO for USB as an option? Maybe showing warnings or notices? As said I did not had any failures with Creator 1.0. I think wih external crystal you will lose flexibility for some applications. Bye |
|
|
|
我也可以使用12MHz的晶体吗?(我只有一个铺设,但不是一个24MHz的一个。)我会改变配置,但我不知道USB /UART是否直接使用IMO或主时钟…
以上来自于百度翻译 以下为原文 Can I use a 12MHz crystal as well? (I just have one laying around, but not a 24MHz one). I would neet to change the configuration, but I don't know whether USB / UART uses the IMO directly or the master clock... |
|
|
|
只要锁相环采用晶振作为源,它应该是好的。
以上来自于百度翻译 以下为原文 As long as the PLL is using a XTAL as the source, it should be OK. |
|
|
|
在Range4 - 25 MHz的任何晶体都可以使用。水晶输入可以锁定任何频率范围在24–67兆赫使用锁相环;同样可以作为系统主时钟。对锁相环的公差取决于输入时钟的宽容;那是水晶。选择水晶是足够准确的你的频率。
以上来自于百度翻译 以下为原文 Any crystal in the range 4 – 25 MHz can be used. The crystal input can be locked to any frequency in the range 24 – 67 MHz using the PLL; same can be used as Master Clock for the system. The tolerance on the PLL is dependent on the tolerance of the input clock; that is the crystal. Chosse a crystal which is accurate enough for your frequency. |
|
|
|
这是一个冷水淋浴后安装2和外部XLATAR是需要编译我的老项目。我真的很抱歉读到这个。我们刚刚开始生产,我们已经在长时间内迭代了几次修改。我们没有发现任何问题或看到任何关于USB通信的警告。在Cyror 2.0'和CyPress站点上的新特性中,没有什么被提及,只是现在在这个线程中。真的很糟糕。我会说塞浦路斯在2安装之前保存了我的1.0档AsSub是幸运的。我们要坚持为我们PCB创造者直到下一次修订。不快乐:
以上来自于百度翻译 以下为原文 It was a cold shower after installing 2.0 and an external XTAL is required to compile my old project. I'm really sorry to read this. We are just starting production with a NO-XTAL-design that we have iterated several revisions during long time. We haven't found any problems or seen any warnings about the USB-communication. And nothing is mentioned about that in new features for Creator2.0 nor on the Cypress site either, only now in this thread. Really bad. I'll say Cypress is lucky to have saved my 1.0-files as backup before installaition of 2.0. We will have to stick to Creator 1.0 until next revision of our PCB. Not happy :( |
|
|
|
这个链接HTTP://www. CyPress?RID=55948有关于在不同的硅、软件版本之间迁移设计的文档。它可以从创建者、帮助和文档中访问。
当做, -维韦克 以上来自于百度翻译 以下为原文 This link http://www.cypress.com/?rID=55948 has documentation on migrating designs between different silicon, software versions. It can be accessed from Creator from, Help -> Documentation -> Migration Guide. Regards, -Vivek |
|
|
|
使用外部晶体需要创造者2.0发布的知识库文章记录在Cypress网站。
以上来自于百度翻译 以下为原文 The need for using an external crystal was documented during Creator 2.0 release in this Knowledge base article on Cypress website. |
|
|
|
我还问为什么不让选择IMO作为USB时钟源造物主1这是可能的吗?
弗兰兹 以上来自于百度翻译 以下为原文 I'am still asking why not let the option to choose IMO as USB clock source as this is possible in Creator 1.0? Franz |
|
|
|
有人试图降低到一个旧版本的USB组件吗?这是可能的吗?这会起作用吗(没有X-TAL)????
鲍勃 以上来自于百度翻译 以下为原文 Has anybody tried to down-grade to an older version of an USB-component? Is that possible?? Will it work (without x-tal)??? Bob |
|
|
|
即使你降低了UBFS组件的版本,只要你使用PSoC Creator 2,你就必须为PSoC5使用外部晶体。
以上来自于百度翻译 以下为原文 Even if you downgrade the version of the USBFS component, as long as you use PSoC Creator 2.0, you will have to use an external crystal for PSoC5. |
|
|
|
对于CY8CKIT-010,并遵循AN544 39方程2:
Cl1=Cl2=2×Cl-(CP-CB) 让Cl= 20PF(来自ECS晶体规范) 让CP=5PF(来自PSoC®5:CY8C55系列数据表页61) 让Cb~1PF(来自微带估计) ……如何才能达到π网络电容器的22pf值? 为什么选择了CY8CKIT-010不同的晶体? 通过假设12pf来解决在CY8CKIT-010的论坛帖子中张贴的表和插图之间的冲突是C26和C27的正确值,并且匹配CL的12PF的ECS规范,再次,如何使用均衡器到达PI网络电容器的12pf值。离子2? 如何将此信息应用于PSOC5的CyPress客户PCB的设计? 以上来自于百度翻译 以下为原文 For the CY8CKIT-010, and following AN54439 equation 2: CL1 = CL2 = 2 * CL - (CP - CB) Let CL = 20pF (from ECS crystal specification) Let CP = 5pF (from PSoC® 5: CY8C55 Family Datasheet page 61) Let CB ~= 1pF (from microstrip estimate) ...how can one arrive at the 22pF value for the pi-network capacitors? Why was a different crystal chosen for the CY8CKIT-010? Resolving the conflict between the table and the illustration posted in the forum post for the CY8CKIT-010 by assuming 12pF is the correct value for C26 and C27, and matches the ECS specification of a 12pF for CL, again, how can one arrive at the 12pF value for the pi-network capacitors using equation2? How can this information be applied to the design of a Cypress customer's PCB for the PSoC5? |
|
|
|
查理,
负载电容建议只是一个建议。负载电容中的误差对振荡频率有很小的影响。 谢谢, 马克斯 以上来自于百度翻译 以下为原文 Charlie, The load capacitance recommendation is just that, a recommendation. Errors in load capacitance will have a small impact on oscillating frequency. Thanks, Max |
|
|
|
我通过将来自发生器的数字信号应用到P5.7解决了CY8CKIT - 014的这个问题,我希望这个解决方案是可接受的。
DigiSigal.jPG 284.1 K 以上来自于百度翻译 以下为原文 I solved this problem for CY8CKIT - 014 by applying a digital signal from the generator to P5.7 I hope that this solution is acceptable.
|
|
|
|
只有小组成员才能发言,加入小组>>
751个成员聚集在这个小组
加入小组2064 浏览 1 评论
1824 浏览 1 评论
3632 浏览 1 评论
请问可以直接使用来自FX2LP固件的端点向主机FIFO写入数据吗?
1760 浏览 6 评论
1508 浏览 1 评论
CY8C4025LQI在程序中调用函数,通过示波器观察SCL引脚波形,无法将pin0.4(SCL)下拉是什么原因导致?
502浏览 2评论
CYUSB3065焊接到USB3.0 TYPE-B口的焊接触点就无法使用是什么原因导致的?
354浏览 2评论
CX3连接Camera修改分辨率之后,播放器无法播出camera的画面怎么解决?
409浏览 2评论
354浏览 2评论
使用stm32+cyw43438 wifi驱动whd,WHD驱动固件加载失败的原因?
851浏览 2评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-19 18:38 , Processed in 1.463562 second(s), Total 114, Slave 98 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号