完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好!!
我是一名学生。想在virtex 5上做一个主要是XC5LX110T的项目。 我的工作是读取图像文件,然后读取图像的内容,如图像的RED GREEN和BLUE值,加载到virtex 5 FPGA套件的块rams中,另一个块ram用于存储另一个与R G B阵列相同的可变温度。 Xilinx已经提到XC5LX110T具有5328Kb的内部RAM存储器,因此我必须使用多大的图像来确保使用内部DDR RAM。 以及如何在块ram中加载RGB的所有值? 以上来自于谷歌翻译 以下为原文 Hello!! I m a student .Want to make a project on virtex 5 mainly XC5LX110T. My job is to read image file and then the contents of image like RED GREEN AND BLUE values of image to be loaded in block rams of virtex 5 fpga kit and another block ram for storing another variable tmeperature of size same as R G B arrays. Xilinx have mentioned that XC5LX110T has internal RAM memory of 5328Kb so what size of image will I have to use to ensure that I use internal DDR RAM. And how to load all values of RGB in the block ram??? |
|
相关推荐
10个回答
|
|
您基本上是在询问如何设计您所描述的内容,这是正确的吗?
您有什么FPGA设计经验? 您的第一步是定义设计要求,包括您要存储的图像的大小。 你有这样的设计定义吗? 下一步是将设计定义转换为程序框图。 你有新设计的方框图吗? 然后,您需要更详细地描述设计中的每个块 - 足够的细节以清楚地描述您的Verilog或VHDL实现代码。 最后,您将详细的设计描述逐个时间转换为HDL代码。 - 鲍勃埃尔金德 签名:新手的自述文件在这里:http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369总结:1。 阅读手册或用户指南。 你读过手册了吗? 你能找到手册吗?2。 搜索论坛(并搜索网页)以寻找类似的主题。 不要在多个论坛上发布相同的问题。 不要在别人的主题上发布新主题或问题,开始新的主题!5。 学生:复制代码与学习设计不同.6“它不起作用”不是一个可以回答的问题。 提供有用的详细信息(请与网页,数据表链接).7。 您的代码中的评论不需要支付额外费用。 我没有支付论坛帖子的费用。 如果我写一篇好文章,那么我一无所获。 以上来自于谷歌翻译 以下为原文 You are basically asking how to design what you have described, is this correct? What experience with FPGA design do you have? Your first step is to define the requirements of your design, including the size of the image you wish to store. Do you have such a design definition? Your next step is to transform your design definition to a block diagram. Do you have a block diagram for your new design? Then you need to describe each block in your design with more detail -- enough detail to clearly describe your Verilog or VHDL implementation code. Finally, you translate the detailed design description, block by clock, into HDL code. -- Bob Elkind SIGNATURE: README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369 Summary: 1. Read the manual or user guide. Have you read the manual? Can you find the manual? 2. Search the forums (and search the web) for similar topics. 3. Do not post the same question on multiple forums. 4. Do not post a new topic or question on someone else's thread, start a new thread! 5. Students: Copying code is not the same as learning to design. 6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please). 7. You are not charged extra fees for comments in your code. 8. I am not paid for forum posts. If I write a good post, then I have been good for nothing. |
|
|
|
Virtex-5的内部RAM不是DDR。您可以在FPGA内部存储的最大图像大小取决于您需要多少位/像素,但是相当小:196 * 18Kb每个存储48 * 18Kb,
如果你需要24位/像素,由于内存组织,这将提供24k像素/图像。 ------------------------------------------“如果它不起作用 模拟,它不会在板上工作。“ 以上来自于谷歌翻译 以下为原文 The internal RAM of Virtex-5 is not DDR. The maximum size of image you can store internal to the FPGA will depend on how many bits/pixel you need, but will be rather small: 196 * 18Kb gives 48 * 18Kb per store, and if you need 24 bits/pixel, because of the memory organisation, that will give 24k pixels/image. ------------------------------------------ "If it don't work in simulation, it won't work on the board." |
|
|
|
我的图像是24位/像素,即彩色图像。
我想将每个图像元素存储在内部RAM中,即R G和B颜色值。 因此,我需要四个块ram(一个额外用于存储Temp阵列),其大小为100 x 100像素 什么方式我这样做????? 谢谢 以上来自于谷歌翻译 以下为原文 My image is 24bits/pixel i.e colour image . I want to store each element of image i.e R G and B colour values in internal RAM. So in all I need four block ram (one extra for storing Temp array) of size say 100 by 100 pixels whats d way i do it????? Thanks |
|
|
|
你在哪里读这个图像?
------------------------------------------“如果它不起作用 模拟,它不会在板上工作。“ 以上来自于谷歌翻译 以下为原文 Where are you reading this image from? ------------------------------------------ "If it don't work in simulation, it won't work on the board." |
|
|
|
非常感谢回复....我正在尝试从我的计算机硬盘驱动器中读取图像。我在c中有图像:驱动此图像我必须阅读到virtex 5 fpga的块公羊
以上来自于谷歌翻译 以下为原文 Thanks alot for reply.... I am trying to read image from my computer harddrive. Say i have image in c: drive this image i have to read into block rams of virtex 5 fpga |
|
|
|
“假设我在C:驱动器中有图像,这是我要写入Virtex-5 FPGA的BlockRAM的图像。”您需要在PC上运行一些软件,通过通信通道将文件发送到电路板上。
FPGA on。需要FPGA中的补充固件才能从通信通道接收图像数据,并将其写入BlockRAM的所需区域。 很多你要学习的东西!你有什么板? ------------------------------------------“如果它不起作用 模拟,它不会在板上工作。“ 以上来自于谷歌翻译 以下为原文 "Say I have image in C: drive and it is this image I want to write into BlockRAMs of the Virtex-5 FPGA." You will need some software running on the PC that sends the file via a communication channel to the board with the FPGA on. There will need to be complementary firmware in the FPGA to receive the image data from the communication channel, and write it into the desired area of BlockRAM. A lot of learing for you to do! What board do you have? ------------------------------------------ "If it don't work in simulation, it won't work on the board." |
|
|
|
我有ML505,它有串口和USB两个接口。我想使用串行接口。可以从@PC到@ ML505串行缓冲区以十六进制代码的形式输入图像。然后我将在hdl中写一个代码,这将是
当任何数据到来时,它会连续监视SBUFF,然后将其串行放入RAM.Then我将开始计算结果的算法。这个结果应该通过在hdl中输入总和UART发送模块来发送,然后将结果发送回@ pc.I am 有24位的图像。它是彩色图像,这就是为什么24位。我想玩所有24位图像。请指导我这个。 以上来自于谷歌翻译 以下为原文 I am having ML505 and it is having serial and USB both interface. I m thinking of using serial interface . Means inputting image in the form of hex codes from @PC to @ML505 serial buffer. Then i will write a code in hdl which will continuosly monitor the SBUFF when any data comes then serially put it to block RAM. Then i will start my algo for calculating result . This result should be send by wrting sum UART transmit module in hdl to send that result back to @pc. I am having image of 24 bit . It is colour image thats why 24 bit. I want to play with all 24 bits of image. Please guide me on this. |
|
|
|
“请指导我。”设计和测试是小阶段。
首先采用LED闪烁设计,以获得对工具的信心。 然后分阶段进行设计。例如,接下来进行PC - > FPGA通信.PC是否需要从FPGA返回一些返回值以指示FPGA已接收数据?FPGA如何知道它何时获得 它需要的所有数据? ------------------------------------------“如果它不起作用 模拟,它不会在板上工作。“ 以上来自于谷歌翻译 以下为原文 "Please guide me on this." Design and test is small stages. Do an LED-blinking design FIRST OF ALL to get confidence with the tools. Then proceed with your design in stages. For instance, get the PC -> FPGA communications up next. Does the PC need some return value back from the FPGA to indicate that the FPGA has received data? How does the FPGA know when it has got all the data it needs? ------------------------------------------ "If it don't work in simulation, it won't work on the board." |
|
|
|
是的,当FPGA获得总图像**哔哔**文本文件然后在收到完整文件后它应该计算结果。我将知道计算发生了因为我将设置图像大小限制因此我知道将有多少HEX字节
文本文件。 以上来自于谷歌翻译 以下为原文 Yes when FPGA get total image **bleep** text file then after receiving complete file it should compute the result. I will know that computations happened coz i will be setting the image size constraints so i know how many HEX bytes will be der in text file. |
|
|
|
现在做进一步的研究我知道我应该总是把图像的数量或大小放在图像文本文件的开头。这个计数将是十六进制代码。所以一旦我得到大小的十六进制字节,我将为相同的值设置计数器
。并使用计数器值我会做所有的计算。 以上来自于谷歌翻译 以下为原文 Now doing further study I got to know that I should always put count or size of image at the start of image text file.This count will be in hex code.So once I get hex byte of size I will set counter for the same value.and using counter value I will do all the computation. |
|
|
|
只有小组成员才能发言,加入小组>>
2420 浏览 7 评论
2823 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2461 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1167浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
585浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
451浏览 1评论
2005浏览 0评论
729浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 12:33 , Processed in 1.724393 second(s), Total 94, Slave 78 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号