完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
电子发烧友论坛|
你好!
我知道无论如何我都不支持在Win10上支持ISE,但是我已经安装了14.7和10.1,它们似乎都能正常工作。 刚刚尝试了10.1,因为我们有一些使用XC4000部件的非常古老的设计,可能需要在未来支持。 只是想知道是否有人在Windows 10上成功使用过ISE 10.1 SP3? 这一切似乎都运行良好,只是认为可能有一些我还没有碰到的东西会在以后出现。 我知道Windows更新总是会破坏传统的...只是寻找经验教训。 谢谢! 以上来自于谷歌翻译 以下为原文 Hello! I know ISE is NOT SUPPORTED on Win10 by any means, but I have gotten both 14.7 AND 10.1 to install and they seem to work. Just recently tried 10.1 because we have some very old designs using XC4000 parts that may need to be supported down the road. Just wondering if anyone has successfully used ISE 10.1 SP3 on Windows 10? It all seems to work fine, just thinking there may be something that I have not run into yet that will crop up later. I understand Windows updates can always break legacy sw...just looking for lessons learned. Thanks! |
|
相关推荐
2个回答
|
|
|
我吸取了教训?
使用Linux。 我发现我甚至无法在Windows 7上安装ISE 9.2SP3。即使启用了兼容模式也是如此。 我仍然试图从Synopsys中删除旧版本的SynplifyPro,它将在32位Linux上运行,因此我可以为这些旧的FPGA构建完整的构建环境。 Virtualbox绝对是你的朋友,在这里。 不要忘记通过接受帖子作为解决方案来尽可能地关闭线程。 以上来自于谷歌翻译 以下为原文 My lesson learned? Use Linux. I have found that I can't even install ISE 9.2SP3 on Windows 7. Not even with compatibility mode enabled. I'm still trying to pry old versions of SynplifyPro out of Synopsys what will work on 32 bit Linux so I can build a complete build environment for these old FPGA's. Virtualbox is definitely your friend, here. Don't forget to close a thread when possible by accepting a post as a solution. |
|
|
|
|
|
@tpatrie可能值得完成整个构建(直到编程芯片)只是为了确保一切正常。
ISE必须与JTAG适配器通信的最后阶段可能是新操作系统中最有可能失败的。 我们最近在Windows 10上安装了ISE 14.7并且不得不关闭SmartHeap以使iMPACT正常工作(否则每当我们尝试选择文件时它就会崩溃)。 除此之外似乎还可以。 以上来自于谷歌翻译 以下为原文 @tpatrie Probably worth running through a complete build (right through to programming a chip) just to be sure that everything works. The last stage, where ISE has to talk to the JTAG adaptor, is probably the most likely to fail in a new OS. We recently put ISE 14.7 on Windows 10 and had to turn off SmartHeap to get iMPACT working (otherwise it'd just crash whenever we tried to select a file). Apart from that it seems OK. |
|
|
|
|
只有小组成员才能发言,加入小组>>
3118 浏览 7 评论
3407 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2873 浏览 9 评论
3966 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
3057 浏览 15 评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
1325浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
1167浏览 1评论
/9
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-12-2 02:37 , Processed in 0.483177 second(s), Total 44, Slave 37 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191

淘帖
3752
