完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
大家好,我想知道Vivado生成的HDL代码是否在Vivado自带的许可证之上有任何特殊的许可。考虑为AXI奴隶生成的代码,有什么阻止我在设置中使用它
大学课程的论文?如果代码刚刚生成并从设计诉讼中删除的情况怎么样?我希望这是这个问题的正确论坛,如果我错了请纠正我。我是 也不确定这是一个愚蠢的问题,可以通过查看一些许可文件来解决,但很难理解Vivado和各自的IP核带来的许多许可证的混合......无论如何,谢谢! 以上来自于谷歌翻译 以下为原文 hi everyone, i would like to know if HDL code generated by Vivado has any special kind of licensing on top of the licenses Vivado has by it self. Consider the code generated for an AXI slave, is there anything stopping me from using it in the setting of a paper for a university course? What about the case if the code is just generated and taken out of the design suit? I hope that this is the right forum for this question, please correct me if I'm wrong. I'm also not really sure if this is a stupid question which could be solved by looking at some licensing document, but it's pretty hard to comprehend the mixture of the many licenses coming with Vivado and the respective IP cores... anyway, thank you! |
|
相关推荐
2个回答
|
|
如果您使用Xilinx产品,应该没问题。
您必须拥有使用该产品的适当许可,您可以在此处找到法律声明:http://www.xilinx.com/legal.htm 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 It should be fine if you are using with Xilinx Product . You must have proper license to use the products you can find legal notice here http://www.xilinx.com/legal.htmThanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
感谢您的回答!
最后整件事(我的工作只是其中的一部分,这就是我要问的原因) 无论如何都在zynq板上运行,所以应该没问题,根据你的回答。 我会看看你发布的链接。 以上来自于谷歌翻译 以下为原文 thanks for your answer! in the end the whole thing (my work is only a part of it, that's why I'm asking) is running on a zynq board anyway, so it should be ok, according to your answer. I'll take a look at the link you posted. |
|
|
|
只有小组成员才能发言,加入小组>>
2279 浏览 7 评论
2688 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2173 浏览 9 评论
3247 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2315 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
573浏览 1评论
1642浏览 1评论
136浏览 1评论
在使用xc5vsx95T时JTAG扫片不成功,测量TDO无信号输出
2293浏览 0评论
606浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-8-20 12:17 , Processed in 1.014011 second(s), Total 49, Slave 42 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191