完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,大家好..,
我有这个基本的疑问,为什么HDL编码器在matlab中有我们有系统发生器设计环境..? 你在哪里使用HDL编码器和系统发生器..? 以上来自于谷歌翻译 以下为原文 Hi everyone.., I have this basic doubt that why at all HDL coder is there in Matlab when we have system generator designing environment..? and where exactly do you use HDL coder and system generator..? |
|
相关推荐
6个回答
|
|
这里没有苹果与苹果的比较。
由于这些是由两个不同供应商用户开发的需要决定的。 Xilinx没有对数学工作产品进行评估,而且对于数学工作也是如此。 HDL编码器是新产品,sysgen是我认为超过十年的成熟产品。 我建议使用Sysgen作为在Xilinx器件上实现设计的最终目标的另一个原因。 Sysgen最适合Xilinx器件,因为Xilinx内部产品。 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 There is no apple to apple comparison here. As these are developed by two different vendor user need to decide . Xilinx not evaluated mathwork product and similarly its true for mathwork. The HDL coder is new product and sysgen is matured product from long time i think more than decade. The other reason i can recommend to use Sysgen as your ultimate goal to implement your design on Xilinx devices . Sysgen best suited for Xilinx Devices because Xilinx Internal product.Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution.View solution in original post |
|
|
|
HDL编码器是xilinx产品,但系统生成器产品。
两者都是独立产品,但需要matlab才能运行。 您可以说HDL编码器是Mathwork的新功能,用于HDL设计的设计输入 你可以在这里找到HDL编码器的详细信息 http://in.mathworks.com/products/hdl-coder/ 检查System Generator的这个链接 https://www.xilinx.com/products/design-tools/vivado/integration/sysgen.html 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 HDL coder is xilinx product however system Generator product. Both are independent product however require matlab to run . You can say HDL coder is Mathwork new feature for design entry with HDL designs you can find HDL coder details here http://in.mathworks.com/products/hdl-coder/ check this link for System Generator https://www.xilinx.com/products/design-tools/vivado/integration/sysgen.html Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
你好
HDL编码器可用于将基于Matlab工具箱的MATLAB函数和Simulink模型设计转换为HDL,而系统生成器专用于Xilinx块集和少量matlab函数。 问候,萨蒂什----------------------------------------------- --- --------------------------------------------请注意 - 如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用的帖子。感谢.-- ---------------------------- --------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 Hi HDL coder can be used to convert MATLAB functions and Simulink models design based on Matlab tool boxes into HDL while system generator is specific to Xilinx block sets and few matlab functions. Regards, Satish ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful. --------------------------------------------------------------------------------------------- |
|
|
|
所有那些我理解..我的问题是什么时候使用什么..?
这是优化..? 给定一个算法来实现哪一个你更愿意去? 以上来自于谷歌翻译 以下为原文 All those i understand..my question is when to use what..? which is optimized..? given an algorithm to be implemented which one would you prefer to go..? |
|
|
|
这里没有苹果与苹果的比较。
由于这些是由两个不同供应商用户开发的需要决定的。 Xilinx没有对数学工作产品进行评估,而且对于数学工作也是如此。 HDL编码器是新产品,sysgen是我认为超过十年的成熟产品。 我建议使用Sysgen作为在Xilinx器件上实现设计的最终目标的另一个原因。 Sysgen最适合Xilinx器件,因为Xilinx内部产品。 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 There is no apple to apple comparison here. As these are developed by two different vendor user need to decide . Xilinx not evaluated mathwork product and similarly its true for mathwork. The HDL coder is new product and sysgen is matured product from long time i think more than decade. The other reason i can recommend to use Sysgen as your ultimate goal to implement your design on Xilinx devices . Sysgen best suited for Xilinx Devices because Xilinx Internal product.Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
|
|
|
|
只有小组成员才能发言,加入小组>>
2388 浏览 7 评论
2803 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2270 浏览 9 评论
3338 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2438 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
768浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
551浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
386浏览 1评论
1975浏览 0评论
692浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-28 22:28 , Processed in 1.473031 second(s), Total 86, Slave 70 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号