完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我在Fedora中遇到Pace问题(我在Ubuntu中遇到了同样的问题)。
启动起搏文件(/opt/Xilinx/10.1/ISE/bin/lin/pace)后,我得到一个屏幕,告诉我选择打开哪个.ise,.ucf和.vhd文件。 选择文件后,我点击“确定”,程序就会死掉。 命令行看起来像这样: [kevin @ kevin~] $ /opt/Xilinx/10.1/ISE/bin/lin/pace 信息:FloorplanEditorC - 流程成功启动:pace_old /home/kevin/Xilinx/Lab2/top_level.vhd -uc /home/kevin/Xilinx/Lab2/top_level.ucf -p xc9572xl-VQ44-10 请等待该过程开始...... [凯文@凯文〜] $ 我到处寻找解决方案,似乎找不到任何有这个问题的人。 任何帮助将不胜感激!!! -Kevin 以上来自于谷歌翻译 以下为原文 I am having a problem with Pace in Fedora (and I had the same exact problem in Ubuntu). After starting the pace file (/opt/Xilinx/10.1/ISE/bin/lin/pace) I get a screen that tells me to select which .ise, .ucf, and .vhd file to open. After selecting the files, I click "Ok," and the program dies. The command line looks a little something like this: [kevin@kevin ~]$ /opt/Xilinx/10.1/ISE/bin/lin/paceINFO:FloorplanEditorC - Process started successfully: pace_old /home/kevin/Xilinx/Lab2/top_level.vhd -uc /home/kevin/Xilinx/Lab2/top_level.ucf -p xc9572xl-VQ44-10 Please wait for the process to start...[kevin@kevin ~]$ I've looked everywhere to find a solution, and can't seem to find anyone who's had this problem. Any help would be greatly appreciated!!! -Kevin |
|
相关推荐
9个回答
|
|
凯文
FWIW,我在openSUSE10.2 x86_64中遇到与ISE 10.1 sp3相同的问题。 Pace短暂打开并关闭,没有向终端报告错误消息。 我刚刚使用openMotif库和FloorPlanner修复了FPGA编辑器的问题 FPGA编辑器正在工作。 但PACE没有运气。 戴夫 以上来自于谷歌翻译 以下为原文 Kevin FWIW, I have the same problem withe ISE 10.1 sp3 in openSUSE10.2 x86_64. Pace opens briefly and closes with no error message reported to the terminal. I just fixed an issue with FPGA editor with the openMotif libs and FloorPlanner and FPGA editor are working. But no luck with PACE. Dave |
|
|
|
凯文
尝试使用其他部件来测试PACE是否会启动。 我在Spartan3E,PACE会打开一秒,然后关闭。 但是当我换到V5设备时, PACE打开并且没问题。 我无法在9500 CPLD中打开用户约束GUI(不要认为你无论如何都可以对这些小型设备进行平面布局)。 底线是看起来像PACE只适用于某些部分。 戴夫 以上来自于谷歌翻译 以下为原文 Kevin Try a different part to test if PACE will launch. I was in a Spartan3E and PACE would open for a second, then close. BUT when I change to a V5 device, PACE opens and is OK. I could not open the User Constraints GUIs in a 9500 CPLD (don't think you can floorplan these small devices anyhow). Bottom line is it looks like PACE only works with certain parts. Dave |
|
|
|
我在Slackware 12.2和10.1.3中遇到了同样的问题
安装openmotif-2.2.2然后安装openmotif-2.2.3(提供libXm.so.3) DISPLAY =:0导出 但无论如何,pace_old拒绝参加...... 是的,我正在尝试XC9572设备 任何解决方案?...... 以上来自于谷歌翻译 以下为原文 I have the same problem in Slackware 12.2 with 10.1.3 openmotif-2.2.2 then openmotif-2.2.3 were installed (libXm.so.3 is presented) DISPLAY=:0 is exported but pace_old refuses to run anyway... and yes, I'm trying XC9572 device any solutions?... |
|
|
|
我刚安装在新的Slackware 13上并遇到了同样的问题。
也许“某人”可以产生依赖列表...... :-) 以上来自于谷歌翻译 以下为原文 I just installed on a fresh Slackware 13 and have the same problems. Maybe "someone" could produce a list of dependencies ....:-) |
|
|
|
现在我通过编辑* .ucf文件手动放置引脚:
NET“我的名字”LOC =“pin-name”; 等等 以上来自于谷歌翻译 以下为原文 Right now I place pins manually through editing *.ucf file: NET "my-name" LOC = "pin-name"; etc. |
|
|
|
与Xilinx FAE交谈 - 他的公司RHEL Red Hat系统遇到了同样的问题。
所以不要认为哪个版本的Linux很重要。 有些部件有效,有些部件不起作用。 但我想知道你为什么要在XC9572上使用PACE? 您无法在这些小型CPLD上手动路由或布局规划或创建区域限制 - 可以吗? 如果你需要钉 映射一小部分然后手动编辑UCF可能是最快的方法。 在我的特定情况下,我无法在Linux上使用PACE来处理Spartan FPGA - 在这种情况下,我可能希望使用PACE功能来创建约束。 以上来自于谷歌翻译 以下为原文 Talked to a Xilinx FAE - he had the same problem on their corporate RHEL Red Hat system. So don't think it matters on what version of Linux. Some parts work, some parts do not work. But I'm wondering why you would want to use PACE on a XC9572? You can't manually route or floorplan or create area constraints on these small CPLDs - can you? If you need to pin map a small part then manually editing the UCF would probably be the fastest method. In my particular case, I could not get PACE on Linux to work on a Spartan FPGA - and it that case,I may want to use the PACE features to create constraints. |
|
|
|
>您无法在这些小型CPLD上手动路由或布局规划或创建区域限制 - 您可以吗?
是的,现在我可以。 但我是CPLD / FPGA领域的新手,所以我按照书中的说明和指示说“现在启动平面图来分配引脚” 要找到通过* .UCF文件手动执行此操作的方法,我花了几个小时来浏览docs / inet和try / error周期,因为对于newbees的说明没有说明这种可能性 以上来自于谷歌翻译 以下为原文 > You can't manually route or floorplan or create area constraints on these small CPLDs - can you? Yes, now I can. But I'm some kind of novice in CPLD/FPGA area so I'm following instructions from books and instructions said "now launch floorplan to assign pins" To find out ways to do this manually through *.UCF file costed a couple of hours for me of surfing through docs/inet and try/error cycles, because instructions for newbees do not say anything about such possibility |
|
|
|
我在Ubuntu中遇到过与Webpack 8和9类似的问题,除了当我试图打开PACE时,什么都没有出现。
但是在11.3中,当我试用它时,封装引脚编辑器和平面布局工作完全没有问题。 我已经养成了用文本方法编辑我的引脚分配的习惯。 以上来自于谷歌翻译 以下为原文 I've had a similar problem in Ubuntu with Webpack 8 and 9, except that when I tried to open PACE, nothing at all came up. But in 11.3, the package pin editor and floorplanner worked with absolutely no issues, when I tried it out. I had already gotten into the habit of editing my pin assignments with the text method though. |
|
|
|
大家好,
我设法解决了以下问题。 系统。 Ubuntu 10.04,ISE 10.1未更新。 1-已安装的主题客户端 2-安装了来自debian repos的libstdc ++ 5 http://packages.debian.org/stable/base/libstdc++ 3-运行ISE并添加以下内容 DISPLAY =:0; sudo /opt/Xilinx/10.1/ISE/bin/lin/pace 如果您没有安装具有root权限的ise,则不必使用sudo。 例如,如果您在主文件夹中安装了Xilinx,那么就运行一下 DISPLAY =:0;〜/赛灵思/ 10.1 / ISE / bin中/ LIN /步伐 您也可以运行ISE DISPLAY =:0;〜/赛灵思/ 10.1 / ISE / bin中/ LIN / ISE 并从TCL命令解释器运行。 消息由rmyeid于03-22-2010 07:45 AM编辑 以上来自于谷歌翻译 以下为原文 Hi all, I managed to solve the problem as the following. System. Ubuntu 10.04, ISE 10.1 not updated. 1- Installed motif-clients 2- Installed libstdc++5 from debian repos http://packages.debian.org/stable/base/libstdc++5 3- run ISE with the following addition DISPLAY=:0;sudo /opt/Xilinx/10.1/ISE/bin/lin/pace you do not have to use sudo if you did not install ise with root permissions. For example if you installed Xilinx in your home folder, then just run DISPLAY=:0;~/Xilinx/10.1/ISE/bin/lin/pace You can also run ISE DISPLAY=:0;~/Xilinx/10.1/ISE/bin/lin/ise and run pace from the TCL command interpreter. Message Edited by rmyeid on 03-22-2010 07:45 AM |
|
|
|
只有小组成员才能发言,加入小组>>
2416 浏览 7 评论
2821 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2292 浏览 9 评论
3372 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2459 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1151浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
583浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
449浏览 1评论
2004浏览 0评论
728浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-22 22:15 , Processed in 1.381319 second(s), Total 95, Slave 78 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号